参数资料
型号: RK80532KE056512
厂商: INTEL CORP
元件分类: 微控制器/微处理器
英文描述: 32-BIT, 2400 MHz, MICROPROCESSOR, CPGA604
封装: FLIP CHIP, MICRO, PGA2-604
文件页数: 63/102页
文件大小: 1464K
代理商: RK80532KE056512
Intel Xeon Processor with 533 MHz Front Side Bus at 2 GHz to 3.06 GHz
63
D[63:0]#
I/O
D[63:0]# (Data) are the data signals. These signals provide a 64-bit data path
between the processor front side bus agents, and must connect the appropriate
pins on all such agents. The data driver asserts DRDY# to indicate a valid data
transfer.
D[63:0]# are quad-pumped signals, and will thus be driven four times in a common
clock period. D[63:0]# are latched off the falling edge of both DSTBP[3:0]# and
DSTBN[3:0]#. Each group of 16 data signals correspond to a pair of one DSTBP#
and one DSTBN#. The following table shows the grouping of data signals to strobes
and DBI#.
Furthermore, the DBI# pins determine the polarity of the data signals. Each group
of 16 data signals corresponds to one DBI# signal. When the DBI# signal is active,
the corresponding data group is inverted and therefore sampled active high.
4
DBI[3:0]#
I/O
DBI[3:0]# are source synchronous and indicate the polarity of the D[63:0]# signals.
The DBI[3:0]# signals are activated when the data on the data bus is inverted. The
bus agent will invert the data bus signals if more than half the bits, within a 16-bit
group, change logic level in the next cycle.
4
DBSY#
I/O
DBSY# (Data Bus Busy) is asserted by the agent responsible for driving data on the
processor front side bus to indicate that the data bus is in use. The data bus is
released after DBSY# is deasserted. This signal must connect the appropriate pins
on all processor front side bus agents.
4
DEFER#
I
DEFER# is asserted by an agent to indicate that a transaction cannot be
guaranteed in-order completion. Assertion of DEFER# is normally the responsibility
of the addressed memory or I/O agent. This signal must connect the appropriate
pins of all processor front side bus agents.
4
DP[3:0]#
I/O
DP[3:0]# (Data Parity) provide parity protection for the D[63:0]# signals. They are
driven by the agent responsible for driving D[63:0]#, and must connect the
appropriate pins of all processor front side bus agents.
4
DRDY#
I/O
DRDY# (Data Ready) is asserted by the data driver on each data transfer,
indicating valid data on the data bus. In a multi-common clock data transfer, DRDY#
may be deasserted to insert idle clocks. This signal must connect the appropriate
pins of all processor front side bus agents.
4
DSTBN[3:0]#
I/O
Data strobe used to latch in D[63:0]#.
4
DSTBP[3:0]#
I/O
Data strobe used to latch in D[63:0]#.
4
Table 41. Signal Definitions (Sheet 4 of 9)
Name
Type
Description
Notes
Data Group
DSTBN/
DSTBP
DBI#
D[15:0]#
0
D[31:16]#
1
D[47:32]#
2
D[63:48]#
3
DBI[3:0] Assignment To Data Bus
Bus Signal
Data Bus Signals
DBI0#
D[15:0]#
DBI1#
D[31:16]#
DBI2#
D[47:32]#
DBI3#
D[63:48]#
相关PDF资料
PDF描述
BX80532KE3060D 3060 MHz, MICROPROCESSOR, XMA
BX80532KE2400DU 2400 MHz, MICROPROCESSOR, XMA604
RK80532PG072512 2800 MHz, MICROPROCESSOR, PGA478
RK80532RC049128 32-BIT, 2100 MHz, MICROPROCESSOR, CPGA478
RK80532RC056128 2400 MHz, MICROPROCESSOR, CPGA478
相关代理商/技术参数
参数描述
RK80532KE056512S L6GD 功能描述:IC XEON 2.4GHZ INT-MPGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:- 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA(25x25) 包装:托盘
RK80532KE056512S L6VL 制造商:Intel 功能描述:MPU Xeon 制造商:Intel 功能描述:PRESTONIA; MPU XEON NETBURST 64BIT 0.13UM 2.4GHZ 604PIN - Trays
RK80532KE056512S L72D 制造商:Intel 功能描述:MPU Xeon? Processor 64-Bit 0.13um 2.4GHz 604-Pin FCPGA
RK80532KE056512SL73L 功能描述:IC XEON 2.4GHZ 604FC-MPGA-2P RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:- 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA(25x25) 包装:托盘
RK80532KE067512 制造商:Rochester Electronics LLC 功能描述:- Bulk