- 您现在的位置：买卖IC网 > PDF目录69323 > RM7965A-900UI (PMC-SIERRA INC) 64-BIT, 900 MHz, MICROPROCESSOR, PBGA256 PDF资料下载
参数资料
| 型号： | RM7965A-900UI |
| 厂商： | PMC-SIERRA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 64-BIT, 900 MHz, MICROPROCESSOR, PBGA256 |
| 封装： | 27 X 27 MM, 1.62 MM HEIGHT, MO-192BAL-2, CSBGA-256 |
| 文件页数： | 10/60页 |
| 文件大小： | 508K |
| 代理商： | RM7965A-900UI |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
Downloaded
[controlled]
by
Venkatesh
Betageri
of
IHS
on
Wednesday,
12
January,
2011
02:34:04
AM
RM7965A-900UI 900 MHz 64-bit Microprocessor Data Sheet
Proprietary and Confidential to PMC-Sierra, Inc., and for its customers’ internal use.
18
Document No.: PMC-2100294, Issue 2
4.4
Delay slots
The intrinsic branch and load delays are each increased by 1 in the E9000 due to the increase in
pipeline length.
4.4.1
Branch Delay
The branch delay slot increases from one to two, but with branch prediction, which has been
simulated to predict accurately ~95% of the time, the effective branch delay stays about one.
The second, or additional, branch delay slot is hidden to the code and is taken as a one-cycle
stall in the case where the branch prediction misses. When the branch prediction hits, this
second slot is taken with the first instruction of the branch target code.
4.4.2
Load Delay
In the E9000, the load delay slot is increased from one to two. Compilers optimized for the
E9000 are able to fill the extra delay slot with non-data dependent instructions. Even code that
has not been recompiled, however, will perform nearly optimally on the E9000 core.
4.5
Branch Prediction
The E9000 has an 8K entry branch prediction table, utilizing a correlative branch prediction
algorithm which increases the accuracy of prediction to greater than 95%. The correlative
algorithm hashes the lower address bits with bits of dynamic prediction from all branches to
derive the index for the branch entry. Using this approach a given branch instruction can have a
predictor for its “inner” loop and a separate predictor for its “outer” loop.
4.6
Integer Unit
The E9000 implements the MIPS64 Instruction Set Architecture including five implementation
specific instructions not found in the baseline MIPS IV ISA, but which are useful for embedded
applications. These instructions are integer multiply-add (MAD), multiply-add unsigned
(MADU), multiply-subtract (MSUB), multiply-subtract unsigned (MSUBU), and three-operand
integer multiply (MUL).
Another instruction new to the E9000 is the Superscalar No-Operation (SSNOP) instruction.
This instruction issues a NOP instruction to each integer unit.
The E9000 integer unit includes 32 general-purpose 64-bit registers, the HI/LO result registers
for two-operand integer multiply/divide operations, and the program counter (PC). There are
two separate execution units: one that can execute function (F) pipe instructions and one that
can execute memory (M) pipe instructions. Refer to Table 4 for the instruction issue rules.
相关PDF资料 |
PDF描述 |
|---|---|
| RN80532KC0371M | 1900 MHz, MICROPROCESSOR, CPGA603 |
| RN80532KC0411M | 2000 MHz, MICROPROCESSOR, CPGA603 |
| RN80532KC0412M | 2000 MHz, MICROPROCESSOR, CPGA603 |
| RN80532KC041512 | 32-BIT, 2000 MHz, MICROPROCESSOR, CPGA603 |
| RP0352 | GRAPHICS PROCESSOR, PQFP80 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| RM79LH1660-40 | 制造商:Esna Technologies 功能描述: |
| RM7M70202068362092LLP1 | 制造商:3M Electronic Products Division 功能描述:CABLE ASSEMBLY |
| RM7M70202068362200LLP1 | 制造商:3M Electronic Products Division 功能描述:CABLE ASSY |
| RM7M70202068362292LLP1 | 制造商:3M Electronic Products Division 功能描述:CABLE ASSEMBLY |
| RM8 | 制造商:SUMIDA 制造商全称:Sumida Corporation 功能描述:Automotive HID Transformer |
发布紧急采购，3分钟左右您将得到回复。