参数资料
型号: RM7965A-900UI
厂商: PMC-SIERRA INC
元件分类: 微控制器/微处理器
英文描述: 64-BIT, 900 MHz, MICROPROCESSOR, PBGA256
封装: 27 X 27 MM, 1.62 MM HEIGHT, MO-192BAL-2, CSBGA-256
文件页数: 18/60页
文件大小: 508K
代理商: RM7965A-900UI
Downloaded
[controlled]
by
Venkatesh
Betageri
of
IHS
on
Wednesday,
12
January,
2011
02:34:04
AM
RM7965A-900UI 900 MHz 64-bit Microprocessor Data Sheet
Proprietary and Confidential to PMC-Sierra, Inc., and for its customers’ internal use.
25
Document No.: PMC-2100294, Issue 2
When the E9000 is configured for 64-bit addressing, the virtual address space layout is an
upward compatible extension of the 32-bit virtual address space layout.
4.16 Joint TLB
For fast virtual-to-physical address translation, the E9000 uses a large, fully associative TLB
that maps virtual pages to their corresponding physical addresses. As indicated by its name, the
JTLB is used for both instruction and data translations. The JTLB is organized as pairs of
even/odd entries, and maps a virtual address and address space identifier (ASID) into the large,
64 GB physical address space. By default, the JTLB is configured as 48 pairs of even/odd
entries. The optional 64-even/odd-entry configuration is set at boot time.
Two mechanisms are provided to assist in controlling the amount of mapped space and the
replacement characteristics of various memory regions. First, the page size can be configured,
on a per-entry basis, to use page sizes in the range of 4 KB to 16 MB (in 4x multiples). The CP0
PageMask register is loaded with the desired page size of a mapping, and that size is stored into
the TLB, along with the virtual address, when a new entry is written. Thus, operating systems
can create special purpose maps; for example, an entire frame buffer can be memory mapped
using only one TLB entry.
The second mechanism controls the replacement algorithm when a TLB miss occurs. The
E9000 provides a random replacement algorithm to select a TLB entry to be written with a new
mapping. The core also provides a mechanism whereby a system specific number of mappings
can be locked into the TLB, thereby avoiding random replacement. This mechanism uses the
CP0 Wired register and allows the operating system to guarantee that certain pages are always
mapped for performance reasons and to avoid a deadlock condition. It also facilitates the design
of real-time systems by allowing deterministic access to critical software.
The JTLB also contains information that controls the cache coherency protocol for each page.
Specifically, each page has attribute bits to determine whether the coherency algorithm is:
uncached
write-back
write-through with write-allocate
write-through without write-allocate
write-back with secondary and tertiary bypass
Note that both of the write-through protocols bypass both the secondary and the tertiary caches
since neither of these caches support writes of less than a complete cache line.
These protocols are used for both code and data in the E9000, with data using write-back or
write-through depending on the application. The write-through modes support the same efficient
frame buffer handling as the RM7000 and RM5200 Families.
相关PDF资料
PDF描述
RN80532KC0371M 1900 MHz, MICROPROCESSOR, CPGA603
RN80532KC0411M 2000 MHz, MICROPROCESSOR, CPGA603
RN80532KC0412M 2000 MHz, MICROPROCESSOR, CPGA603
RN80532KC041512 32-BIT, 2000 MHz, MICROPROCESSOR, CPGA603
RP0352 GRAPHICS PROCESSOR, PQFP80
相关代理商/技术参数
参数描述
RM79LH1660-40 制造商:Esna Technologies 功能描述:
RM7M70202068362092LLP1 制造商:3M Electronic Products Division 功能描述:CABLE ASSEMBLY
RM7M70202068362200LLP1 制造商:3M Electronic Products Division 功能描述:CABLE ASSY
RM7M70202068362292LLP1 制造商:3M Electronic Products Division 功能描述:CABLE ASSEMBLY
RM8 制造商:SUMIDA 制造商全称:Sumida Corporation 功能描述:Automotive HID Transformer