- 您现在的位置：买卖IC网 > PDF目录69323 > RM7965A-900UI (PMC-SIERRA INC) 64-BIT, 900 MHz, MICROPROCESSOR, PBGA256 PDF资料下载
参数资料
| 型号： | RM7965A-900UI |
| 厂商： | PMC-SIERRA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 64-BIT, 900 MHz, MICROPROCESSOR, PBGA256 |
| 封装： | 27 X 27 MM, 1.62 MM HEIGHT, MO-192BAL-2, CSBGA-256 |
| 文件页数： | 16/60页 |
| 文件大小： | 508K |
| 代理商： | RM7965A-900UI |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
Downloaded
[controlled]
by
Venkatesh
Betageri
of
IHS
on
Wednesday,
12
January,
2011
02:34:04
AM
RM7965A-900UI 900 MHz 64-bit Microprocessor Data Sheet
Proprietary and Confidential to PMC-Sierra, Inc., and for its customers’ internal use.
23
Document No.: PMC-2100294, Issue 2
In the control space, the E9000 supports three new registers to support the 64-entry branch
Trace Buffer: Trace Buffer Control and Status (TB CSR), Trace Buffer Out (TB Out), and Trace
Buffer Index (TB IDX). See Section 7.1
Figure 5 shows the CP0 registers.
Figure 5 CP0 Registers
0
TLB
(entries protected
from TLBWR)
Used for memory
management
* Register number
EntryHi
10*
EntryLo0
2*
EntryLo1
3*
PageMask
5*
47/63
PRId
15*
Wired
6*
Info
7*
Random
1
Index
0
Config
16*
TagHi
29*
TagLo
28*
LLAddr
17*
Used for exception
(set1)
TB CSR
22*
TB Out
23*
TB IDX
24*
Status
12*
EPC
14*
Count
9*
Context
4*
ECC
26*
EJTAG Debug
23*
Cause
13*
Comp are
11*
Watch1
18*
CacheErr
27*
BadVAddr
8*
processing
EJTAG DEPC
24*
ErrorEPC
30*
Perf Ctr Cntrl
22*
Perf Counter
25*
Watch Mask
21
EJTAG Desave
31*
IntControl
20*
IPLHI
19*
IPLLO
18*
DErrAddr0
26*
DErrAddr1
27*
XContext
20*
Watch2
19*
4.14 Memory Management Unit (MMU)
The E9000 has an MMU with a 64 entry TLB, with each entry having dual pages for a total of
128 pages. The page size is programmable to be 4 KB, 16 KB, 64 KB, 256 KB, 1 MB, 16 MB,
64 MB, or 256 MB. Pages can be programmed to be write-protected. The TLB can operate
statically or in a demand-paged environment, with TLB misses generating exceptions to load
the appropriate page. The TLB replacement algorithm is random, and there is a TLB fence that
can be used to lock a subset of the TLB entries, and allow the remainder to be dynamically
refilled. The MMU architecture on the E9000 supports both 32 and 64-bit virtual addressing.
相关PDF资料 |
PDF描述 |
|---|---|
| RN80532KC0371M | 1900 MHz, MICROPROCESSOR, CPGA603 |
| RN80532KC0411M | 2000 MHz, MICROPROCESSOR, CPGA603 |
| RN80532KC0412M | 2000 MHz, MICROPROCESSOR, CPGA603 |
| RN80532KC041512 | 32-BIT, 2000 MHz, MICROPROCESSOR, CPGA603 |
| RP0352 | GRAPHICS PROCESSOR, PQFP80 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| RM79LH1660-40 | 制造商:Esna Technologies 功能描述: |
| RM7M70202068362092LLP1 | 制造商:3M Electronic Products Division 功能描述:CABLE ASSEMBLY |
| RM7M70202068362200LLP1 | 制造商:3M Electronic Products Division 功能描述:CABLE ASSY |
| RM7M70202068362292LLP1 | 制造商:3M Electronic Products Division 功能描述:CABLE ASSEMBLY |
| RM8 | 制造商:SUMIDA 制造商全称:Sumida Corporation 功能描述:Automotive HID Transformer |
发布紧急采购，3分钟左右您将得到回复。