- 您现在的位置：买卖IC网 > PDF目录271228 > S71PL254JC0BAITU3 (SPANSION LLC) SPECIALTY MEMORY CIRCUIT, PBGA84 PDF资料下载
参数资料
| 型号： | S71PL254JC0BAITU3 |
| 厂商： | SPANSION LLC |
| 元件分类： | 存储器 |
| 英文描述： | SPECIALTY MEMORY CIRCUIT, PBGA84 |
| 封装： | 8 X 11.60 MM, 1.40 MM HEIGHT, FBGA-84 |
| 文件页数： | 153/188页 |
| 文件大小： | 5078K |
| 代理商： | S71PL254JC0BAITU3 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页当前第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页
66
S29PL127J/S29PL064J/S29PL032J for MCP
S29PL127_064_032J_00_A1 May 21, 2004
Prelimin ary
5 illustrates the algorithm for the erase operation. Refer to the Erase/Program
Operations tables in the AC Characteristics section for parameters, and Figure 16
section for timing diagrams.
Sector Erase Command Sequence
Sector erase is a six bus cycle operation. The sector erase command sequence is
initiated by writing two unlock cycles, followed by a set-up command. Two addi-
tional unlock cycles are written, and are then followed by the address of the
sector to be erased, and the sector erase command. Table 17 shows the address
and data requirements for the sector erase command sequence.
The device does not require the system to preprogram prior to erase. The Em-
bedded Erase algorithm automatically programs and verifies the entire memory
for an all zero data pattern prior to electrical erase. The system is not required to
provide any controls or timings during these operations.
After the command sequence is written, a sector erase time-out of 50 s occurs.
During the time-out period, additional sector addresses and sector erase com-
mands may be written. Loading the sector erase buffer may be done in any
sequence, and the number of sectors may be from one sector to all sectors. The
time between these additional cycles must be less than 50 s, otherwise erasure
may begin. Any sector erase address and command following the exceeded time-
out may or may not be accepted. It is recommended that processor interrupts be
disabled during this time to ensure all commands are accepted. The interrupts
can be re-enabled after the last Sector Erase command is written. Any com-
mand other than Sector Erase or Erase Suspend during the time-out
period resets that bank to the read mode. The system must rewrite the com-
mand sequence and any additional addresses and commands. Note that SecSi
Sector, autoselect, and CFI functions are unavailable when a [program/erase]
operation is in progress.
The system can monitor DQ3 to determine if the sector erase timer has timed out
(See the section on DQ3: Sector Erase Timer). The time-out begins from the ris-
ing edge of the final WE# pulse in the command sequence.
When the Embedded Erase algorithm is complete, the bank returns to reading
array data and addresses are no longer latched. Note that while the Embedded
Erase operation is in progress, the system can read data from the non-erasing
bank. The system can determine the status of the erase operation by reading
DQ7, DQ6, DQ2, or RY/BY# in the erasing bank. Refer to the Write Operation Sta-
tus section for information on these status bits.
Once the sector erase operation has begun, only the Erase Suspend command is
valid. All other commands are ignored. However, note that a hardware reset im-
mediately terminates the erase operation. If that occurs, the sector erase
command sequence should be reinitiated once that bank has returned to reading
array data, to ensure data integrity.
5 illustrates the algorithm for the erase operation. Refer to the Erase/Program
Operations tables in the AC Characteristics section for parameters, and Figure 16
section for timing diagrams.
相关PDF资料 |
PDF描述 |
|---|---|
| S71PL032JF0BFW074 | SPECIALTY MEMORY CIRCUIT, PBGA56 |
| S29AL016D90MFN011 | 1M X 16 FLASH 3V PROM, 90 ns, PDSO44 |
| SM-5MIN-A-TL-26 | RF COAXIAL RELAY, SP5T, FAILSAFE, 2875mW (COIL), 26500MHz, PANEL MOUNT |
| SM-5MIN-A-TL | RF COAXIAL RELAY, SP5T, FAILSAFE, 2875mW (COIL), 18000MHz, PANEL MOUNT |
| SM-5MIN-A | RF COAXIAL RELAY, SP5T, FAILSAFE, 2875mW (COIL), 18000MHz, PANEL MOUNT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| S71PL254JC0BAW0Z0 | 制造商:SPANSION 制造商全称:SPANSION 功能描述:Based MCPs |
| S71PL254JC0BAW0Z2 | 制造商:SPANSION 制造商全称:SPANSION 功能描述:Based MCPs |
| S71PL254JC0BAW0Z3 | 制造商:SPANSION 制造商全称:SPANSION 功能描述:Based MCPs |
| S71PL254JC0BAW9Z0 | 制造商:SPANSION 制造商全称:SPANSION 功能描述:Based MCPs |
| S71PL254JC0BAW9Z2 | 制造商:SPANSION 制造商全称:SPANSION 功能描述:Based MCPs |
发布紧急采购，3分钟左右您将得到回复。