收藏本站
参数资料
型号： ST72F652R4T1
厂商： STMICROELECTRONICS
元件分类： 微控制器/微处理器
英文描述： 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP64
封装： 14 X 14 MM, TQFP-64
文件页数： 7/160页
文件大小： 974K
代理商： ST72F652R4T1
ST7265
104/160
SERIAL PERIPHERAL INTERFACE (Cont’d)
CONTROL/STATUS REGISTER (SPICSR)
Read/Write (some bits Read Only)
Reset Value: 0000 0000 (00h)
Bit 7 = SPIF
Serial Peripheral Data Transfer Flag
(Read only).
This bit is set by hardware when a transfer has
been completed. An interrupt is generated if
SPIE=1 in the CR register. It is cleared by a soft-
ware sequence (an access to the SR register fol-
lowed by a read or write to the DR register).
0: Data transfer is in progress or has been ap-
proved by a clearing sequence.
1: Data transfer between the device and an exter-
nal device has been completed.
Note: While the SPIF bit is set, all writes to the DR
register are inhibited.
Bit 6 = WCOL
Write Collision status (Read only).
This bit is set by hardware when a write to the DR
register is done during a transmit sequence. It is
cleared by a software sequence (see Figure 61).
0: No write collision occurred
1: A write collision has been detected
Bit 5 = OVR S
PI Overrun error (Read only).
This bit is set by hardware when the byte currently
being received in the shift register is ready to be
transferred into the SPIDR register while SPIF = 1
(See Section 11.7.4.8). An interrupt is generated if
SPIE = 1 in SPICR register. The OVR bit is cleared
by software reading the SPICSR register.
0: No overrun error
1: Overrun error detected
Bit 4 = MODF
Mode Fault flag (Read only).
This bit is set by hardware when the SS pin is
pulled low in master mode (see Section 11.7.4.7
Master Mode Fault). An SPI interrupt can be gen-
erated if SPIE=1 in the SPICR register. This bit is
cleared by a software sequence (An access to the
SPICSR register while MODF=1 followed by a
write to the SPICR register).
0: No master mode fault detected
1: A fault in master mode has been detected
Bits 3 = Reserved, must be kept cleared.
Bit 2 = SOD
SPI Output Disable.
This bit is set and cleared by software. When set it
disables the alternate function of the SPI output
(MOSI in master mode / MISO in slave mode)
0: SPI output not disabled
1: SPI output disabled
Bit 1 = SSM
SS Mode Selection.
This bit is set and cleared by software. When set, it
disables the alternate function of the SPI Slave
Select pin and use the SSI bit value instead.
0: Hardware mode (SS pin is used for Master/
Slave Selection).
1: Software mode (SSI bit is used for Master/Slave
Selection). SS is free to be used as a standard
I/O pin
Note: Master mode selection also depends on the
value of the MSTR bit in the SPICR register
Bit 0 = SSI
SS Internal Mode.
This bit is set and cleared by software. It replaces
pin SS of the SPI when bit SSM is set to 1. SSI bit
is active low slave select signal when SSM is set to
1.
0 : Slave selected
1 : Slave not selected
DATA I/O REGISTER (SPIDR)
Read/Write
Reset Value: Undefined
The SPIDR register is used to transmit and receive
data on the serial bus. In the master device only a
write to this register will initiate transmission/re-
ception of another byte.
Notes: During the last clock cycle the SPIF bit is
set, a copy of the received data byte in the shift
register is moved to a buffer. When the user reads
the serial peripheral data I/O register, the buffer is
actually being read.
Warning: A write to the SPIDR register places
data directly into the shift register for transmission.
A read to the SPIDR register returns the value lo-
cated in the buffer and not the content of the shift
register (see Figure 58).
70
SPIF
WCOL
OVR
MODF
-
SOD
SSM
SSI
70
D7
D6
D5
D4
D3
D2
D1
D0
相关PDF资料
PDF描述
ST733C04LHK1L 1900 A, 400 V, SCR, TO-200AC
ST733C04LHK3 1900 A, 400 V, SCR, TO-200AC
ST7PLITE09Y0U6TR 8-BIT, MROM, 8 MHz, MICROCONTROLLER, QCC20
STARX032XXEEXF120.0 INTERVAL-DELAY RELAY, DPDT, MOMENTARY, 24VDC (COIL), 3000mW (COIL), 10A (CONTACT), 28VDC (CONTACT), 120s, SOCKET MOUNT
STARX032XXEEXF4.000 INTERVAL-DELAY RELAY, DPDT, MOMENTARY, 24VDC (COIL), 3000mW (COIL), 10A (CONTACT), 28VDC (CONTACT), 4s, SOCKET MOUNT
相关代理商/技术参数
参数描述
ST72P262M6/OZXTR 制造商:STMicroelectronics 功能描述:ST72P262M6/OZXTR
ST72P324TA/OBZTR 制造商:STMicroelectronics 功能描述:
ST72P324TA/OHXTR 制造商:STMicroelectronics 功能描述:
ST72P4T128M-A05AU 制造商:STEC Inc 功能描述:1GB,ECC,REG,DDR2-400,UNLEAD - Bulk
ST72T101G1B6 功能描述:8位微控制器 -MCU OTP EPROM 4K SPI RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*