参数资料
型号: STE10/100E
厂商: STMICROELECTRONICS
元件分类: 微控制器/微处理器
英文描述: 1 CHANNEL(S), 100M bps, LOCAL AREA NETWORK CONTROLLER, PQFP128
封装: 14 X 20 MM, 2.70 MM HEIGHT, PLASTIC, QFP-128
文件页数: 3/66页
文件大小: 396K
代理商: STE10/100E
11/66
STE10/100A
0
CIOSA
Command I/O Space Access
0: enable the I/O space access ability.
1: disable the I/O space access ability.
1
R/W
R/W: Read and Write able. RO: Read able only.
CR2(offset = 08h), CC - Class Code and Revision Number
31~24
BCC
Base Class Code. It means STE10/100A is a network
controller.
02h
RO
23~16
SC
Subclass Code. It means STE10/100A is a Fast Ethernet
Controller.
00h
RO
15~ 8
---
Reserved.
7 ~ 4
RN
Revision Number, identifies the revision number of STE10/
100A.
Ah
RO
3 ~ 0
SN
Step Number, identifies the STE10/100A steps within the
current revision.
1h
RO
RO: Read Only.
CR3(offset = 0ch), LT - Latency Timer
31~16
---
Reserved.
15~ 8
LT
Latency Timer. This value specifies the latency timer of the
STE10/100A in units of PCI bus clock cycles. Once the STE10/
100A asserts FRAME#, the latency timer starts to count. If the
latency timer expires and the STE10/100A is still asserting
FRAME#, the STE10/100A will terminate the data transaction
as soon as its GNT# is removed.
40h
R/W
7 ~ 0
CLS
Cache Line Size. This value specifies the system cache line
size in units of 32-bit double words(DW). The STE10/100A
supports cache line sizes of 8, 16, or 32 DW. CLS is used by
the STE10/100A driver to program the cache alignment bits
(bit 14 and 15 of CSR0) which are used for cache oriented PCI
commands, e.g., memory-read-line, memory-read-multiple,
and memory-write-and-invalidate.
08h
R/W
CR4(offset = 10h), IOBA - I/O Base Address
31~ 7
IOBA
I/O Base Address. This value indicate the base address of PCI
control and status register (CSR0~28), and Transceiver
registers (XR0~10)
0
R/W
6 ~ 1
---
reserved.
0
IOSI
I/O Space Indicator.
1: means that the configuration registers map into I/O space.
1RO
CR5(offset = 14h), MBA - Memory Base Address
31~ 7
MBA
Memory Base Address. This value indicate the base address
of PCI control and status register(CSR0~28), and Transceiver
registers(XR0~10)
0
R/W
6 ~ 1
---
reserved.
Table 4. Configuration Registers Descriptions
Bit #
Name
Descriptions
Default Val
RW Type
相关PDF资料
PDF描述
STEL-1173/CM 8-BIT, DSP-NUM CONTROLLED OSCILLATOR, PQCC44
STEL-1375A+80 SPECIALTY MICROPROCESSOR CIRCUIT, DIP35
STEL-1376 SPECIALTY MICROPROCESSOR CIRCUIT, DIP65
STEL-1377Q SPECIALTY MICROPROCESSOR CIRCUIT, DIP63
STK1390-5S25I 0 TIMER(S), REAL TIME CLOCK, PDSO32
相关代理商/技术参数
参数描述
STE101P 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:10/100 Fast ethernet 3.3V transceiver
STE-1042609RFRC 功能描述:MAGNET ROUND AXIAL CHASSIS MNT 制造商:steute wireless 系列:- 零件状态:在售 形状:圆形 磁化:轴向 材料:- 表面:- 等级:- 高斯强度:- 尺寸:0.886" 直径 x 0.335" 高(22.50mm x 8.50mm) 工作温度:- 标准包装:1
STE10A 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:PCI 10/100 Ethernet controller with integrated PHY (3.3V)
STE10-BOARD 功能描述:以太网开发工具 Eval Board for STE10 RoHS:否 制造商:Micrel 产品:Evaluation Boards 类型:Ethernet Transceivers 工具用于评估:KSZ8873RLL 接口类型:RMII 工作电源电压:
STE110NA20 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:N - CHANNEL ENHANCEMENT MODE FAST POWER MOS TRANSISTOR