参数资料
型号: STE10/100E
厂商: STMICROELECTRONICS
元件分类: 微控制器/微处理器
英文描述: 1 CHANNEL(S), 100M bps, LOCAL AREA NETWORK CONTROLLER, PQFP128
封装: 14 X 20 MM, 2.70 MM HEIGHT, PLASTIC, QFP-128
文件页数: 45/66页
文件大小: 396K
代理商: STE10/100E
5/66
STE10/100A
4.0 4. PIN DESCRIPTION
Table 1. Pin Description
Pin No.
Name
Type
Description
PCI bus Interface
113
INTA#
O/D
PCI interrupt request. STE10/100A asserts this signal when one of the interrupt
event is set.
114
RST#
I
PCI Reset signal to initialize the STE10/100A. The RST signal should be
asserted for at least 100
s to ensure that the STE10/100A completes
initialization. During the reset period, all the output pins of STE10/100A will be
placed in a high-impedance state and all the O/D pins are floated.
116
PCI-CLK
I
PCI clock input to STE10/100A for PCI Bus functions. The Bus signals are
synchronized relative to the rising edge of PCI-CLK PCI-CLK must operate at a
frequency in the range between 20MHz and 33MHz to ensure proper network
operation
117
GNT#
I
PCI Bus Granted. This signal indicates that the STE10/100A has been granted
ownership of the PCI Bus as a result of a Bus Request.
118
REQ#
O
PCI Bus Request. STE10/100A asserts this line when it needs access to the PCI
Bus.
119
PME#
O
OD
The Power Management Event signal is an open drain, active low signal. The
STE10/100A will assert PME# to indicate that a power management event has
occurred.
When WOL (bit 18 of CSR18) is set, the STE10/100A is placed in Wake On LAN
mode. While in this mode, the STE10/100A will activate the PME# signal upon
receipt of a Magic Packet frame from the network.
In the Wake On LAN mode, when LWS (bit 17 of CSR18) is set, the LAN-WAKE
signal follows HP’s protocol; otherwise, it is IBM protocol.
120,121
123,124
126,127
1,2
6,7
9,10
12,13
15,16
29,30
32~35
37
41
43,44
46,47
49,50
52,53
AD-31,30
AD-29,28
AD-27,26
AD-25,24
AD-23,22
AD-21,20
AD-19,18
AD-17,16
AD-15,14
AD-13~10
AD-9
AD-8
AD-7, 6
AD-5,4
AD-3,2
AD-1,0
I/O
Multiplexed PCI Bus address/data pins
3
17
28
42
C-BEB3
C-BEB2
C-BEB1
C-BEB0
I/O
Bus command and byte enable
4
IDSEL
I
Initialization Device Select. This signal is asserted when the host issues
configuration cycles to the STE10/100A.
18
FRAME#
I/O
Asserted by PCI Bus master during bus tenure
20
IRDY#
I/O
Master device is ready to begin data transaction
相关PDF资料
PDF描述
STEL-1173/CM 8-BIT, DSP-NUM CONTROLLED OSCILLATOR, PQCC44
STEL-1375A+80 SPECIALTY MICROPROCESSOR CIRCUIT, DIP35
STEL-1376 SPECIALTY MICROPROCESSOR CIRCUIT, DIP65
STEL-1377Q SPECIALTY MICROPROCESSOR CIRCUIT, DIP63
STK1390-5S25I 0 TIMER(S), REAL TIME CLOCK, PDSO32
相关代理商/技术参数
参数描述
STE101P 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:10/100 Fast ethernet 3.3V transceiver
STE-1042609RFRC 功能描述:MAGNET ROUND AXIAL CHASSIS MNT 制造商:steute wireless 系列:- 零件状态:在售 形状:圆形 磁化:轴向 材料:- 表面:- 等级:- 高斯强度:- 尺寸:0.886" 直径 x 0.335" 高(22.50mm x 8.50mm) 工作温度:- 标准包装:1
STE10A 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:PCI 10/100 Ethernet controller with integrated PHY (3.3V)
STE10-BOARD 功能描述:以太网开发工具 Eval Board for STE10 RoHS:否 制造商:Micrel 产品:Evaluation Boards 类型:Ethernet Transceivers 工具用于评估:KSZ8873RLL 接口类型:RMII 工作电源电压:
STE110NA20 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:N - CHANNEL ENHANCEMENT MODE FAST POWER MOS TRANSISTOR