- 您现在的位置：买卖IC网 > PDF目录69397 > STPCE1EEBC (STMICROELECTRONICS) MULTIFUNCTION PERIPHERAL, PBGA388 PDF资料下载
参数资料
| 型号： | STPCE1EEBC |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 外设及接口 |
| 英文描述： | MULTIFUNCTION PERIPHERAL, PBGA388 |
| 封装： | PLASTIC, BGA-388 |
| 文件页数： | 11/87页 |
| 文件大小： | 1426K |
| 代理商： | STPCE1EEBC |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页
Obsolete
Product(s)
- Obsolete
Product(s)
PIN DESCRIPTION
Release 1.3 - January 29, 2002
19/87
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
RMRTCCS# ROM/Real Time clock chip select.
This signal is asserted if a ROM access is
decoded during a memory cycle. It should be
combined with MEMR# or MEMW# signals to
properly access the ROM. During a IO cycle, this
signal is asserted if access to the Real Time Clock
(RTC) is decoded. It should be combined with IOR
or IOW# signals to properly access the real time
clock.
KBCS#
Keyboard Chip Select. This signal is
asserted if a keyboard access is decoded during a
I/O cycle.
RTCRW# Real Time Clock RW. This pin is a multi-
function pin. When ISAOE# is active, this signal is
used as RTCRW#. This signal is asserted for any
I/O write to port 71H.
RTCDS# Real Time Clock DS. This pin is a multi-
function pin. When ISAOE# is active, this signal is
used as RTCDS# This signal is asserted for any I/
O read to port 71H. Its polarity complies with the
DS pin of the MT48T86 RTC device when
configured with Intel timings.
Note:
RMRTCCS#,
KBCS#,
RTCRW#
and
RTCDS# signals must be ORed externally with
ISAOE# and then connected to the external
device. An LS244 or equivalent function can be
used if OE# is connected to ISAOE# and the
output is provided with a weak pull-up resistor as
shown in Design Guidelines chapter.
2.2.6. LOCAL BUS
PA[23:0] Address Bus Output.
PD[15:0] Data Bus. This is the 16-bit data bus.
D[7:0] is the LSB and PD[15:8] is the MSB.
PRD#[1:0] Read Control output. PRD0# is used to
read the LSB and PRD1# to read the MSB.
PWR#[1:0] Write Control output. PWR0# is used
to write the LSB and PWR1# to write the MSB.
PRDY Data Ready input. This signal is used to
create wait states on the bus. When high, it
completes the current cycle.
FCS#[1:0] Flash Chip Select output. These are
the Programmable Chip Select signals for up to 2
banks of Flash memory.
IOCS#[3:0] I/O Chip Select output. These are the
Programmable Chip Select signals for up to 4
external I/O devices.
2.2.7. IDE INTERFACE
DA[2:0] Address. These signals are connected to
DA[2:0] of IDE devices directly or through a buffer.
If the toggling of signals are to be masked during
ISA bus cycles, they can be externally ORed with
ISAOE# before being connected to the IDE
devices.
DD[15:0]
Databus. When the IDE bus is active,
they serve as IDE signals DD[11:0]. IDE devices
are connected to SA[19:8] directly and ISA bus is
connected to these pins through two LS245
transceivers as described in Design Guidelines
chapter.
PCS1#, PCS3#
Primary Chip Select. These
signals are used as the active high primary master
& slave IDE chip select signals. These signals
must be externally ANDed with the ISAOE# signal
before driving the IDE devices to guarantee it is
active only when ISA bus is idle.
SCS1#, SCS3# Secondary Chip Select. These
signals are used as the active high secondary
master & slave IDE chip select signals. These
signals must be externally ANDed with the
ISAOE# signal before driving the IDE devices to
guarantee it is active only when ISA bus is idle.
DIORDY Busy/Ready. This pin serves as IDE
signal DIORDY.
PIRQ Primary Interrupt Request.
SIRQ Secondary Interrupt Request.
Interrupt request from IDE channels.
PDRQ Primary DMA Request.
SDRQ Secondary DMA Request.
DMA request from IDE channels.
PDACK# Primary DMA Acknowledge.
SDACK# Secondary DMA Acknowledge.
DMA acknowledge to IDE channels.
PDIOR#, PDIOW# Primary I/O Read & Write.
SDIOR#, SDIOW# Secondary I/O Read & Write.
Primary & Secondary channel read & write.
2.2.8. JTAG INTERFACE
TCLK Test clock
TDI Test data input
TMS Test mode input
TDO Test data output
2.2.9. MISCELLANEOUS
GPIO[15:0] General Purpose I/Os
SPKRD Speaker Drive. This the output to the
speaker and is an AND of the counter 2 output
with bit 1 of Port 61, and drives an external speak-
相关PDF资料 |
PDF描述 |
|---|---|
| STR631FV0T6 | 32-BIT, FLASH, 36 MHz, RISC MICROCONTROLLER, PQFP100 |
| STR636FV2T6 | 32-BIT, FLASH, 36 MHz, RISC MICROCONTROLLER, PQFP100 |
| STR630FZ2H6 | 32-BIT, FLASH, 36 MHz, RISC MICROCONTROLLER, PBGA144 |
| STR630FZ2T6 | 32-BIT, FLASH, 36 MHz, RISC MICROCONTROLLER, PQFP144 |
| STR710FR1T6 | 32-BIT, FLASH, 66 MHz, RISC MICROCONTROLLER, PQFP64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| STPCE1EEBI | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:X86 Core General Purpose PC Compatible System - on - Chip |
| STPCE1HDBC | 制造商:STMicroelectronics 功能描述:X86 GENERAL PURPOSE CONTROLLER - Bulk |
| STPCE1HDBI | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:X86 Core General Purpose PC Compatible System - on - Chip |
| STPCE1HDC | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microprocessor |
| STPCE1HEBC | 功能描述:微处理器 - MPU 133MHz x86 SoC RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
发布紧急采购，3分钟左右您将得到回复。