收藏本站
参数资料
型号： STPCE1EEBC
厂商： STMICROELECTRONICS
元件分类： 外设及接口
英文描述： MULTIFUNCTION PERIPHERAL, PBGA388
封装： PLASTIC, BGA-388
文件页数： 41/87页
文件大小： 1426K
代理商： STPCE1EEBC
Obsolete
Product(s)
- Obsolete
Product(s)
ELECTRICAL SPECIFICATIONS
46/87
Release 1.3 - January 29, 2002
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
41
SA[19:0] SBHE valid to IOCHRDY negated
41a
Memory access to 16-bit ISA Slave
6T
Cycles
41b
Memory access to 8-bit ISA Slave
12T
Cycles
41c
I/O access to 16-bit ISA Slave
6T
Cycles
41d
I/O access to 8-bit ISA Slave
12T
Cycles
42
SA[19:0] SBHE valid to read data valid
42b
Memory access to 16-bit ISA Slave Standard cycle
4T
Cycles
42e
Memory access to 8-bit ISA Slave Standard cycle
10T
Cycles
42h
I/O access to 16-bit ISA Slave Standard cycle
4T
Cycles
42l
I/O access to 8-bit ISA Slave Standard cycle
10T
Cycles
47
MEMR#, MEMW#, SMEMR#, SMEMW#, IOR#, IOW# asserted to IOCHRDY negated
47a
Memory access to 16-bit ISA Slave
2T
Cycles
47b
Memory access to 8-bit ISA Slave
5T
Cycles
47c
I/O access to 16-bit ISA Slave
2T
Cycles
47d
I/O access to 8-bit ISA Slave
5T
Cycles
48
MEMR#, SMEMR#, IOR# asserted to read data valid
48b
Memory access to 16-bit ISA Slave Standard Cycle
2T
Cycles
48e
Memory access to 8-bit ISA Slave Standard Cycle
5T
Cycles
48h
I/O access to 16-bit ISA Slave Standard Cycle
2T
Cycles
48l
I/O access to 8-bit ISA Slave Standard Cycle
5T
Cycles
54
IOCHRDY asserted to read data valid
54a
Memory access to 16-bit ISA Slave
1T(R)/2T(W)
Cycles
54b
Memory access to 8-bit ISA Slave
1T(R)/2T(W)
Cycles
54c
I/O access to 16-bit ISA Slave
1T(R)/2T(W)
Cycles
54d
I/O access to 8-bit ISA Slave
1T(R)/2T(W)
Cycles
55a
IOCHRDY asserted to MEMR#, MEMW#, SMEMR#, SMEMW#,
IOR#, IOW# negated
1T
Cycles
55b
IOCHRY asserted to MEMR#, SMEMR# negated (refresh)
1T
Cycles
56
IOCHRDY asserted to next ALE# asserted
2T
Cycles
57
IOCHRDY asserted to SA[19:0], SBHE invalid
2T
Cycles
58
MEMR#, IOR#, SMEMR# negated to read data invalid
0T
Cycles
59
MEMR#, IOR#, SMEMR# negated to data bus float
0T
Cycles
61
Write data before MEMW# asserted
61a
Memory access to 16-bit ISA Slave
2T
Cycles
61b
Memory access to 8-bit ISA Slave (Byte copy at end of
start)
2T
Cycles
61
Write data before SMEMW# asserted
61c
Memory access to 16-bit ISA Slave
2T
Cycles
61d
Memory access to 8-bit ISA Slave
2T
Cycles
61
Write Data valid before IOW# asserted
61e
I/O access to 16-bit ISA Slave
2T
Cycles
61f
I/O access to 8-bit ISA Slave
2T
Cycles
64a
MEMW# negated to write data invalid - 16-bit
1T
Cycles
64b
MEMW# negated to write data invalid - 8-bit
1T
Cycles
64c
SMEMW# negated to write data invalid - 16-bit
1T
Cycles
64d
SMEMW# negated to write data invalid - 8-bit
1T
Cycles
Table 4-11. ISA Bus AC Timing
Name
Parameter
Min
Max
Units
Note: The signal numbering refers to Table 4-7
相关PDF资料
PDF描述
STR631FV0T6 32-BIT, FLASH, 36 MHz, RISC MICROCONTROLLER, PQFP100
STR636FV2T6 32-BIT, FLASH, 36 MHz, RISC MICROCONTROLLER, PQFP100
STR630FZ2H6 32-BIT, FLASH, 36 MHz, RISC MICROCONTROLLER, PBGA144
STR630FZ2T6 32-BIT, FLASH, 36 MHz, RISC MICROCONTROLLER, PQFP144
STR710FR1T6 32-BIT, FLASH, 66 MHz, RISC MICROCONTROLLER, PQFP64
相关代理商/技术参数
参数描述
STPCE1EEBI 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:X86 Core General Purpose PC Compatible System - on - Chip
STPCE1HDBC 制造商:STMicroelectronics 功能描述:X86 GENERAL PURPOSE CONTROLLER - Bulk
STPCE1HDBI 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:X86 Core General Purpose PC Compatible System - on - Chip
STPCE1HDC 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microprocessor
STPCE1HEBC 功能描述:微处理器 - MPU 133MHz x86 SoC RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*