- 您现在的位置：买卖IC网 > PDF目录69397 > STPCE1EEBC (STMICROELECTRONICS) MULTIFUNCTION PERIPHERAL, PBGA388 PDF资料下载
参数资料
| 型号： | STPCE1EEBC |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 外设及接口 |
| 英文描述： | MULTIFUNCTION PERIPHERAL, PBGA388 |
| 封装： | PLASTIC, BGA-388 |
| 文件页数： | 57/87页 |
| 文件大小： | 1426K |
| 代理商： | STPCE1EEBC |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页当前第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页
Obsolete
Product(s)
- Obsolete
Product(s)
DESIGN GUIDELINES
60/87
Release 1.3 - January 29, 2002
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
6.2. STPC CONFIGURATION
The STPC is a very flexible product thanks to
decoupled clock domains and to strap options
enabling a user-optimized configuration.
As some trade off are often necessary, it is
important to do an analysis of the application
needs prior to design a system based on this
product. The applicative constraints are usually
the following:
- CPU performance
- graphics / video performances
- power consumption
- PCI bandwidth
- booting time
- EMC
Some other elements can help to tune the choice:
- Code size of CPU Consuming tasks
- Data size and location
On the STPC side, the configurable parameters
are the following:
- synchronous / asynchronous mode
- HCLK speed
- MCLK speed
- CPU clock ratio (x1, x2)
- Local Bus / ISA bus
6.2.1. LOCAL BUS / ISA BUS
The selection between the ISA bus and the Local
Bus is relatively simple. The first one is a standard
bus but slow. The Local Bus is fast and
programmable but doesn't support any DMA nor
external master mechanisms. The Table 6-1
below summarize the selection:
Before implementing a function requiring DMA
capability on the ISA bus, it is recommended to
check if it exists on PCI, or if it can be
implemented differently, in order to use the local
bus mode.
6.2.2. CLOCK CONFIGURATION
The CPU clock and the memory clock are
independent unless the "synchronous mode"
strap option is set (see the STRAP OPTIONS
chapter). The potential clock configurations are
then relatively limited as listed in Table 6-2.
The
advantage
of
the
synchronous
mode
compared to the asynchronous mode is a lower
latency when accessing SDRAM from the CPU or
the PCI (saves 4 MCLK cycles for the first access
of the burst). For the same CPU to Memory
transfer performance, MCLK as to be roughly
higher by 20MHz between SYNC and ASYNC
modes
(example:
66MHz
SYNC
=
96MHz
ASYNC).
In all cases, use SDRAM with CAS Latency
equals to 2 (CL2) for the best performances.
The advantage of the asynchronous mode is the
capability to reprogram the MCLK speed on the
fly. This could help for applications were power
consumption must be optimized.
Regarding PCI bandwidth, the best is to have
HCLK at 100MHz as it gives twice the bandwidth
compared to HCLK at 66MHz.
The last, and more complex, information to
consider is the behaviour of the software. In case
high CPU or FPU computation is needed, it is
sometime better to be in DX2-133/MCLK=66
synchronous mode than DX2-133/MCLK=100
asynchronous mode. This depends on the locality
of the number crunching code and the amount of
data manipulated.
The Table 6-3 below gives some examples. The
right column correspond to the configuration
number as described in Table 6-2:
Obviously, the values for HCLK or MCLK can be
reduced compared to Table 6-2 in case there is no
need to push the device at its limits, or when
avoiding to use specific frequency ranges (FM
radio band for example).
Table 6-1. Bus mode selection
Need
Selection
Legacy I/O device (Floppy, ...), Super I/O
ISA Bus
DMA capability (Soundblaster)
ISA Bus
Flash, SRAM, basic I/O device
Local Bus
Fast boot
Local Bus
Boot flash of 4MB or more
Local Bus
Programmable Chip Select
Local Bus
Table 6-2. Main STPC modes
CMode
HCLK
MHz
CPU clock
clock ratio
MCLK
MHz
1
Synchronous
66
133 (x2)
66
2
Asynchronous
66
133 (x2)
100
3
Synchronous
100
100 (x1)
100
Table 6-3. Clock mode selection
Constraints
C
Need CPU power
Critical code fits into L1 cache
1
Need CPU power
Code or data does not fit into L1 cache
3
Need high PCI bandwitdh
3
Need flexible SDRAM speed
2
相关PDF资料 |
PDF描述 |
|---|---|
| STR631FV0T6 | 32-BIT, FLASH, 36 MHz, RISC MICROCONTROLLER, PQFP100 |
| STR636FV2T6 | 32-BIT, FLASH, 36 MHz, RISC MICROCONTROLLER, PQFP100 |
| STR630FZ2H6 | 32-BIT, FLASH, 36 MHz, RISC MICROCONTROLLER, PBGA144 |
| STR630FZ2T6 | 32-BIT, FLASH, 36 MHz, RISC MICROCONTROLLER, PQFP144 |
| STR710FR1T6 | 32-BIT, FLASH, 66 MHz, RISC MICROCONTROLLER, PQFP64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| STPCE1EEBI | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:X86 Core General Purpose PC Compatible System - on - Chip |
| STPCE1HDBC | 制造商:STMicroelectronics 功能描述:X86 GENERAL PURPOSE CONTROLLER - Bulk |
| STPCE1HDBI | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:X86 Core General Purpose PC Compatible System - on - Chip |
| STPCE1HDC | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microprocessor |
| STPCE1HEBC | 功能描述:微处理器 - MPU 133MHz x86 SoC RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
发布紧急采购，3分钟左右您将得到回复。