参数资料
型号: STPCE1EEBC
厂商: STMICROELECTRONICS
元件分类: 外设及接口
英文描述: MULTIFUNCTION PERIPHERAL, PBGA388
封装: PLASTIC, BGA-388
文件页数: 83/87页
文件大小: 1426K
代理商: STPCE1EEBC
Obsolete
Product(s)
- Obsolete
Product(s)
DESIGN GUIDELINES
84/87
Release 1.3 - January 29, 2002
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
6
PCI clocks
Measure PCICLKO:
- maximum is 33MHz by standard
- check it is at selected frequency
- it is generated from HCLK by a division
(1/2, 1/3 or 1/4)
Check PCICLKI equals PCICLKO
Verify PCICLKO loops to PCICLKI.
Verify maximum skew between any PCI clock
branch is below 2ns.
In Synchronous mode, check MCLKI.
7
Memory
clocks
Measure MCLKO:
- use a low-capacitance probe
- maximum is 100MHz
- check it is at selected frequency
- In SYNC mode MCLK=HCLK
- in ASYNC mode, default is 66MHz
Check MCLKI equals MCLKO
Verify load on MCLKI.
Verify MCLK programming (BIOS setting).
4
SYSRSTO#
Measure SYSRSTO# of STPC
See
Figure 4-3 for waveforms.
Verify SYSRSTI# duration.
Verify SYSRSTI# has no glitch
Verify clocks are running.
8a
PCI cycles
Check PCI signals are toggling:
- FRAME#, IRDY#, TRDY#, DEVSEL#
- these signals are active low.
Check, with a logic analyzer, that first
PCI cycles are the expected ones:
memory read starting at address with
lower bits to 0xFFF0
Verify PCI slots
If the STPC don’t boot
- verify data read from boot memory is OK
- ensure Flash is correctly programmed
- ensure CMOS is cleared.
9a
ISA
cycles
to
boot memory
Check RMRTCCS# & MEMRD#
Check directly on boot memory pin
Verify MEMCS16#:
- must not be asserted for 8-bit memory
Verify IOCHRDY is not be asserted
Verify ISAOE# pin:
- it controls IDE / ISA bus demultiplexing
8b
Local Bus
cycles
to
boot memory
Check FCS0# & PRD#
Check directly on boot memory pin
Verify HCLK speed and CPU clock mode.
9b
Check, with a logic analyzer, that first
Local Bus cycles are the expected one:
memory read starting at the top of boot
memory less 16 bytes
If the STPC don’t boot
- verify data read from boot memory is OK
- ensure Flash is correctly programmed
- ensure CMOS is cleared.
10
The CPU fills its first cache line by fetching 16 bytes from boot memory.
Then, first instructions are executed from the CPU.
Any boot memory access done after the first 16 bytes are due to the instructions executed by the CPU
=> Minimum hardware is correctly set, CPU executes code.
Please have a look to the Bios Writer’s Guide or Programming Manual to go further with your board testing.
Check:
How?
Troubleshooting
相关PDF资料
PDF描述
STR631FV0T6 32-BIT, FLASH, 36 MHz, RISC MICROCONTROLLER, PQFP100
STR636FV2T6 32-BIT, FLASH, 36 MHz, RISC MICROCONTROLLER, PQFP100
STR630FZ2H6 32-BIT, FLASH, 36 MHz, RISC MICROCONTROLLER, PBGA144
STR630FZ2T6 32-BIT, FLASH, 36 MHz, RISC MICROCONTROLLER, PQFP144
STR710FR1T6 32-BIT, FLASH, 66 MHz, RISC MICROCONTROLLER, PQFP64
相关代理商/技术参数
参数描述
STPCE1EEBI 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:X86 Core General Purpose PC Compatible System - on - Chip
STPCE1HDBC 制造商:STMicroelectronics 功能描述:X86 GENERAL PURPOSE CONTROLLER - Bulk
STPCE1HDBI 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:X86 Core General Purpose PC Compatible System - on - Chip
STPCE1HDC 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microprocessor
STPCE1HEBC 功能描述:微处理器 - MPU 133MHz x86 SoC RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324