- 您现在的位置：买卖IC网 > PDF目录136930 > TLC320AC01CPMR (TEXAS INSTRUMENTS INC) SPECIALTY ANALOG CIRCUIT, PQFP64 PDF资料下载
参数资料
| 型号： | TLC320AC01CPMR |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 模拟信号调理 |
| 英文描述： | SPECIALTY ANALOG CIRCUIT, PQFP64 |
| 封装： | PLASTIC, QFP-64 |
| 文件页数： | 13/93页 |
| 文件大小： | 601K |
| 代理商： | TLC320AC01CPMR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页
2–7
2.8.2
Notes on TLC320AC01/02 AIC Master-Slave Operation
Master/slave operational detail is summarized in the following notes:
1.
The slave devices can be programmed independently of the master as long as the clock divide
register numbers are not changed. The gain settings, for example, can be changed
independently.
2.
The method that is used to program a slave independently is to request a secondary
communication of the master and all slaves and ripple the delayed frame sync to the desired slave
device to be programmed.
3.
Secondary frame syncs must be requested for all devices in the system or none. This is required
so that the master generates secondary frames for the slaves and allows the slaves to know that
the second frame syncs they receive are secondary frame syncs. Each device in the system must
receive a secondary frame request in its corresponding primary frame sync period (11 in the last
2 LSBs).
4.
Calculation of the sampling frequency in terms of the master clock and the shift clock and the
respective register ratios is (see equations 4–6):
Sampling frequency
+ fs +
FCLK
B register value
+
f(MCLK)
2 (A register value)
(B register value)
(4)
Therefore,
f(MCLK)
fs
+ 2
(A register value)
(B register value)
(5)
and in terms of the shift clock frequency, since
(6)
f(SCLK)
fs
+
(A register value)
(B register value)
2
+
Number of SCLK periods
Sampling period
f(MCLK)
+ 4
f(SCLK)
then
5.
The minimum number of shift clocks between falling edges of any two frame syncs is 18 because
the frame sync delay register minimum number is 18.
When a secondary communication is requested by the host, the master secondary frame sync
begins at the middle of the sampling period (followed by the slave secondary frame syncs), so all
primary frame sync intervals (master and slave) must occur within one-half the sampling time.
相关PDF资料 |
PDF描述 |
|---|---|
| TC6501P095VCTTR | SPECIALTY ANALOG CIRCUIT, PDSO5 |
| TS5A63157YZPR | 1-CHANNEL, SGL POLE DOUBLE THROW SWITCH, BGA6 |
| TLC2933AIPW | PHASE LOCKED LOOP, 32 MHz, PDSO14 |
| TPS2560DRC | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO10 |
| TS4040DIZ-2.5 | 1-OUTPUT TWO TERM VOLTAGE REFERENCE, 2.5 V, PBCY3 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TLC320AC02 | 制造商:TI 制造商全称:Texas Instruments 功能描述:Single-Supply Analog Interface Circuit |
| TLC320AC02C | 制造商:TI 制造商全称:Texas Instruments 功能描述:Single-Supply Analog Interface Circuit |
| TLC320AC02CFN | 功能描述:接口—CODEC SNGL CH Codec Bandwidth Indpendent RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
| TLC320AC02CFNR | 功能描述:接口—CODEC SNGL CH Codec Bandwidth Indpendent RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
| TLC320AC02CPM | 功能描述:接口—CODEC SNGL CH Codec Bandwidth Indpendent RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。