- 您现在的位置：买卖IC网 > PDF目录136930 > TLC320AC01CPMR (TEXAS INSTRUMENTS INC) SPECIALTY ANALOG CIRCUIT, PQFP64 PDF资料下载
参数资料
| 型号： | TLC320AC01CPMR |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 模拟信号调理 |
| 英文描述： | SPECIALTY ANALOG CIRCUIT, PQFP64 |
| 封装： | PLASTIC, QFP-64 |
| 文件页数： | 15/93页 |
| 文件大小： | 601K |
| 代理商： | TLC320AC01CPMR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页
2–9
2.9
Operating Frequencies
2.9.1
Master and Stand-Alone Operating Frequencies
The sampling (conversion) frequency is derived from the master-clock (MCLK) input by equation 11:
fs
+ Sampling (conversion) frequency +
MCLK
(A register value)
(B register value)
2 (11)
The inverse is the time between the falling edges of two successive primary frame-synchronization signals.
The input and output data clock (SCLK) frequency is given in equation 12:
SCLK frequency
+
MCLK frequency
4
(12)
2.9.2
Slave and Codec Operating Frequencies
The slave operating frequencies are either the default values or programmed by the control data word from
the master and codec conversion and the data frequencies are determined by the externally applied SCLK
and FS signals.
2.10 Switched-Capacitor Filter Frequency (FCLK)
The filter clock (FCLK) is an internal clock signal that determines the filter band-pass frequency and is the
B counter clock. The frequency of the filter clock is derived by equation 13:
FCLK
+
MCLK
(A register value)
2
(13)
2.11 Filter Bandwidths
The low-pass (LP) filter – 3 dB corner is derived in equation 14:
f(LP)
+ FCLK
40
+
MCLK
40
(A register value)
2
(14)
The high-pass (HP) filter – 3 dB corner is derived in equation 15:
f(HP)
+
Sampling frequency
200
+
MCLK
200
2
(A register value)
(B register value)
(15)
2.12 Master and Stand-Alone Modes
The difference between the master and stand-alone modes is that in the stand-alone mode there are no
slave devices. Functionally these two modes are the same. In both, the AIC internally generates the shift
clock and frame-sync signal for the serial communications. These signals and the filter clock (FCLK) are
derived from the input master clock.The master clock applied at the MCLK input determines the internal
device timing. The shift clock frequency is a divide-by-four of the master clock frequency and shifts both the
input and output data at DIN and DOUT, respectively, during the frame-sync interval (16 shift clocks long).
To begin the communication sequence, the device is reset (see Section 2.2.1), and the first frame sync
occurs approximately 648 master clocks after the reset condition disappears.
2.12.1
Register Programming
All register programming occurs during secondary communications, and data is latched and valid on the
sixteenth falling edge of SCLK. After a reset condition, eight primary and secondary communications cycles
are required to set up the eight programmable registers. Registers 1 through 8 are programmed in
secondary communications intervals 1 through 8, respectively. If the default value for a particular register
is desired, that register does not need to be addressed during the secondary communications. The no-op
command addresses the pseudo-register (register 0), and no register programming takes place during this
communications. The no-op command allows phase shifts of the sampling period without reprogramming
any register.
During the eight register programming cycles, DOUT is in the high-impedance state. DOUT is released on
the rising edge of the eighth primary internal frame-sync interval. In addition, each register can be read back
相关PDF资料 |
PDF描述 |
|---|---|
| TC6501P095VCTTR | SPECIALTY ANALOG CIRCUIT, PDSO5 |
| TS5A63157YZPR | 1-CHANNEL, SGL POLE DOUBLE THROW SWITCH, BGA6 |
| TLC2933AIPW | PHASE LOCKED LOOP, 32 MHz, PDSO14 |
| TPS2560DRC | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO10 |
| TS4040DIZ-2.5 | 1-OUTPUT TWO TERM VOLTAGE REFERENCE, 2.5 V, PBCY3 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TLC320AC02 | 制造商:TI 制造商全称:Texas Instruments 功能描述:Single-Supply Analog Interface Circuit |
| TLC320AC02C | 制造商:TI 制造商全称:Texas Instruments 功能描述:Single-Supply Analog Interface Circuit |
| TLC320AC02CFN | 功能描述:接口—CODEC SNGL CH Codec Bandwidth Indpendent RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
| TLC320AC02CFNR | 功能描述:接口—CODEC SNGL CH Codec Bandwidth Indpendent RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
| TLC320AC02CPM | 功能描述:接口—CODEC SNGL CH Codec Bandwidth Indpendent RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。