- 您现在的位置：买卖IC网 > PDF目录136930 > TLC320AC01CPMR (TEXAS INSTRUMENTS INC) SPECIALTY ANALOG CIRCUIT, PQFP64 PDF资料下载
参数资料
| 型号： | TLC320AC01CPMR |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 模拟信号调理 |
| 英文描述： | SPECIALTY ANALOG CIRCUIT, PQFP64 |
| 封装： | PLASTIC, QFP-64 |
| 文件页数： | 6/93页 |
| 文件大小： | 601K |
| 代理商： | TLC320AC01CPMR |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页
2–1
2
Detailed Description
2.1
Definitions and Terminology
ADC Channel
All signal processing circuits between the analog input and the digital conversion
results at DOUT
Codec Mode
The operating mode under which the device receives shift clock and frame-sync
signals from a host processor. The device has no slaves.
d
The d represents valid programmed or default data in the control register format
(see Section 2.19) when discussing other data-bit portions of the register.
Dxx
Bit position in the primary data word (xx is the bit number)
DAC Channel
All signal processing circuits between the digital data word applied to DIN and the
differential output analog signal available at OUT+ and OUT–
Data Transfer Interval The time during which data is transferred from DOUT and to DIN. This interval is 16
shift clocks regardless of whether the shift clock is internally or externally generated.
The data transfer is initiated by the falling edge of the frame-sync signal.
DSxx
Bit position in the secondary data word (xx is the bit number)
FCLK
An internal clock frequency that is a division of MCLK that controls the low-pass filter
and (sinx)/x filter clock (see Figure 1–1 and Table 1-1).
fi
The analog input frequency of interest
Frame Sync
The falling edge of the signal that initiates the data-transfer interval. The primary
frame sync starts the primary communications, and the secondary frame sync starts
the secondary communications.
Frame Sync and
The time between falling edges of successive primary frame-sync signals
Sampling Period
Frame-Sync Interval
The time period occupied by 16 shift clocks. Regardless of the mode of operation,
there is always an internal frame-sync interval signal that goes low on the rising
edge of SCLK and remains low for 16 shift clocks. It is used for synchronization of
the serial-port internal signals. It goes high on the seventeenth rising edge of SCLK.
fs
The sampling frequency that is the reciprocal of the sampling period.
Host
Any processing system that interfaces to DIN, DOUT, SCLK, or FS.
Master Mode
The operating mode under which the device generates and uses its own shift clock
and frame-sync signal and generates all delayed frame-sync signals necessary to
support slave devices.
Phase Adjustment
The programmed time variation from the falling edge of one frame-sync signal to the
falling edge of the next frame sync signal. The time variation is determined by the
contents of the A
′ register. Since the time between falling edges of successive
frame-sync signals is the the sampling period, the sampling period is adjusted.
Primary (Serial)
The digital data-transfer interval. Since the device is synchronous, the signal data
Communications
words from the ADC channel and to the DAC channel occur simultaneously.
Secondary (Serial)
The digital control and configuration data-transfer interval into DIN and the register
Communications
read-data cycle from DOUT. The data-transfer interval occurs when requested by
hardware or software.
Signal Data
The input signal and all of the converted representations through the ADC channel
and return through the DAC channel to the analog output. This is contrasted with
the purely digital software-control data.
Slave Mode
The operating mode under which the device receives shift clock and frame-sync
signals from a master device.
相关PDF资料 |
PDF描述 |
|---|---|
| TC6501P095VCTTR | SPECIALTY ANALOG CIRCUIT, PDSO5 |
| TS5A63157YZPR | 1-CHANNEL, SGL POLE DOUBLE THROW SWITCH, BGA6 |
| TLC2933AIPW | PHASE LOCKED LOOP, 32 MHz, PDSO14 |
| TPS2560DRC | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO10 |
| TS4040DIZ-2.5 | 1-OUTPUT TWO TERM VOLTAGE REFERENCE, 2.5 V, PBCY3 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TLC320AC02 | 制造商:TI 制造商全称:Texas Instruments 功能描述:Single-Supply Analog Interface Circuit |
| TLC320AC02C | 制造商:TI 制造商全称:Texas Instruments 功能描述:Single-Supply Analog Interface Circuit |
| TLC320AC02CFN | 功能描述:接口—CODEC SNGL CH Codec Bandwidth Indpendent RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
| TLC320AC02CFNR | 功能描述:接口—CODEC SNGL CH Codec Bandwidth Indpendent RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
| TLC320AC02CPM | 功能描述:接口—CODEC SNGL CH Codec Bandwidth Indpendent RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。