参数资料
型号: TLC320AC01CPMR
厂商: TEXAS INSTRUMENTS INC
元件分类: 模拟信号调理
英文描述: SPECIALTY ANALOG CIRCUIT, PQFP64
封装: PLASTIC, QFP-64
文件页数: 16/93页
文件大小: 601K
代理商: TLC320AC01CPMR
2–10
during DOUT secondary communications by setting the read bit to 1 in the appropriate register. Since the
register is in the read mode, no data can be written to the register during this cycle. To return this register
to the write mode requires a subsequent secondary communication (see Section 2.19 for detailed register
description).
2.12.2
Master and Stand-Alone Functional Sequence
The A counter counts according to the contents of the A register, and the A counter frequency is divided by
two to produce the filter clock (FCLK). The B counter is clocked by FCLK with the following functional
sequence:
1.
The B counter starts counting down from the B register value minus one. Each count remains in
the counter for one FCLK period including the zero count. This total counter time is referred to
as the B cycle. The end of the zero count is called the end of B cycle.
2.
When the B counter gets to a count of nine, the analog-to-digital (A-to-D) conversion starts.
3.
The A-to-D conversion is complete ten FCLK periods later.
4.
FS goes low on a rising edge of SCLK after the A-to-D conversion is complete. That rising edge
of SCLK must be preceded by a falling edge of SCLK, which is the first falling edge to occur after
the end of B cycle.
5.
The D-to-A conversion cycle begins on the rising edge of the internal frame-sync interval and is
complete ten FCLK periods later.
2.13 Slave and Codec Modes
The only difference between the slave and codec modes is that the codec mode is controlled directly by the
host and does not use a delayed frame-sync signal. In both modes, the shift clock and the frame sync are
both externally generated and must be synchronous with MCLK. The conversion frequency is set by the time
interval of externally applied frame-sync falling edges except when the free-run function is selected by bit 5
of register 6 (see Section 2.15.4). The slave device or devices share the shift clock generated by the master
device but receive the frame sync from the previous slave in the chain. The Nth slave FS receives the
(N –1)st slave FSD output and so on. The first slave device in the chain receives FSD from the master.
相关PDF资料
PDF描述
TC6501P095VCTTR SPECIALTY ANALOG CIRCUIT, PDSO5
TS5A63157YZPR 1-CHANNEL, SGL POLE DOUBLE THROW SWITCH, BGA6
TLC2933AIPW PHASE LOCKED LOOP, 32 MHz, PDSO14
TPS2560DRC 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO10
TS4040DIZ-2.5 1-OUTPUT TWO TERM VOLTAGE REFERENCE, 2.5 V, PBCY3
相关代理商/技术参数
参数描述
TLC320AC02 制造商:TI 制造商全称:Texas Instruments 功能描述:Single-Supply Analog Interface Circuit
TLC320AC02C 制造商:TI 制造商全称:Texas Instruments 功能描述:Single-Supply Analog Interface Circuit
TLC320AC02CFN 功能描述:接口—CODEC SNGL CH Codec Bandwidth Indpendent RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel
TLC320AC02CFNR 功能描述:接口—CODEC SNGL CH Codec Bandwidth Indpendent RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel
TLC320AC02CPM 功能描述:接口—CODEC SNGL CH Codec Bandwidth Indpendent RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel