- 您现在的位置：买卖IC网 > PDF目录245653 > W949D2CBJX6E (WINBOND ELECTRONICS CORP) 16M X 32 DDR DRAM, 5 ns, PBGA90 PDF资料下载
参数资料
| 型号： | W949D2CBJX6E |
| 厂商： | WINBOND ELECTRONICS CORP |
| 元件分类： | DRAM |
| 英文描述： | 16M X 32 DDR DRAM, 5 ns, PBGA90 |
| 封装： | 8 X 13 MM, 0.80 MM PITCH, HALOGEN FREE AND LEAD FREE, VFBGA-90 |
| 文件页数： | 15/60页 |
| 文件大小： | 1160K |
| 代理商： | W949D2CBJX6E |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
W949D6CB / W949D2CB
512Mb Mobile LPDDR
Publication Release Date: Jun, 14, 2011
- 22 -
Revision A01-006
6.11.5 Truth Table - Current State BANKn - Command to BANKn
CURRENT STATE
CS
RAS CAS WE
COMMAND
ACTION
NOTES
Any
H
X
DESELECT
NOP or Continue previous operation
L
H
No Operation
NOP or Continue previous operation
Idle
L
H
ACTIVE
Select and activate row
L
H
AUTO REFRESH
Auto refresh
10
L
MRS
Mode register set
10
Row Active
L
H
L
H
READ
Select column & start read burst
L
H
L
WRITE
Select column & start write burst
L
H
L
PRECHARGE
Deactivate row in bank (or banks)
4
Read (Auto precharge
Disabled)
L
H
L
H
READ
Select column & start new read burst
5, 6
L
H
L
WRITE
Select column & start write burst
5, 6, 13
L
H
L
PRECHARGE
Truncate read burst, start precharge
L
H
L
BURST
TERMINATE
Burst terminate
11
Write (Auto precharge
Disabled)
L
H
L
H
READ
Select column & start read burst
5, 6, 12
L
H
L
WRITE
Select column & start new write burst
5, 6
L
H
L
PRECHARGE
Truncate write burst & start precharge
12
Notes:
1.
The table applies when both CKEn-1 and CKEn are HIGH, and after tXSR or tXP has been met if the previous state was
Self Refresh or Power Down.
2.
DESELECT and NOP are functionally interchangeable.
3.
All states and sequences not shown are illegal or reserved.
4.
This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for
precharging.
5.
A command other than NOP should not be issued to the same bank while a READ or WRITE burst with Auto Precharge is
enabled.
6.
The new Read or Write command could be Auto Prechrge enabled or Auto Precharge disabled.
7.
Current State Definitions:
Idle: The bank has been precharged, and tRP has been met.
Row Active: A row in the bank has been activated, and tRCD has been met. No data bursts/accesses and no register
accesses are in progress.
Read: A READ burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
Write: A WRITE burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
8.
The following states must not be interrupted by a command issued to the same bank. DESEDECT or NOP commands or
allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable
commands to the other bank are determined by its current state and this table, and according to next table.
Precharging: Starts with the registration of a PRECHARGE command and ends when tRP is met. Once tRP is met, the
bank will be in the idle state.
Row Activating: Starts with registration of an ACTIVE command and ends when tRCD is met. Once tRCD is met, the bank
will be in
the row active state.
Read with AP Enabled: Starts with the registration of the READ command with Auto Precharge enabled and ends when
tRP has been met. Once tRP has been met, the bank will be in the idle state.
Write with AP Enabled: Starts with registration of a WRITE command with Auto Precharge enabled and ends when tRP has
been met. Once tRP is met, the bank will be in the idle state.
9.
The following states must not be interrupted by any executable command; DESEDECT or NOP commands must be applied
to each positive clock edge during these states.
Refreshing: Starts with registration of an AUTO REFRESH command and ends when tRFC is met. Once tRFC is met, the
LPDDR SDRAM
will be in an all banks idle state.
相关PDF资料 |
PDF描述 |
|---|---|
| WPD1M16C-80TJI | 1M X 16 FAST PAGE DRAM, 80 ns, PDSO42 |
| WPS512K8LC-55TM | 512K X 8 STANDARD SRAM, 55 ns, PDSO32 |
| WPS512K8LT-85TI | 512K X 8 STANDARD SRAM, 85 ns, PDSO32 |
| W25P012AD-7 | 32K X 32 STANDARD SRAM, 7 ns, PQFP100 |
| WME128K8-120CC | 128K X 8 EEPROM 5V, 120 ns, CDIP32 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W949D2CBJX6ETR | 制造商:Winbond Electronics Corp 功能描述:512M MDDR, X32, 166MHZ, 65NM |
| W949D2CBJX6G | 制造商:WINBOND 制造商全称:Winbond 功能描述:512Mb Mobile LPDDR |
| W949D2KBJX5E | 制造商:Winbond Electronics Corp 功能描述:512M MDDR, X32, 200MHZ 制造商:Winbond Electronics Corp 功能描述:IC MEMORY |
| W949D2KBJX5I | 制造商:Winbond Electronics Corp 功能描述:IC MEMORY |
| W949D2KBJX6E | 制造商:Winbond Electronics Corp 功能描述:512M MDDR, X32, 166MHZ 制造商:Winbond Electronics Corp 功能描述:IC MEMORY |
发布紧急采购，3分钟左右您将得到回复。