- 您现在的位置：买卖IC网 > PDF目录245653 > W949D2CBJX6E (WINBOND ELECTRONICS CORP) 16M X 32 DDR DRAM, 5 ns, PBGA90 PDF资料下载
参数资料
| 型号： | W949D2CBJX6E |
| 厂商： | WINBOND ELECTRONICS CORP |
| 元件分类： | DRAM |
| 英文描述： | 16M X 32 DDR DRAM, 5 ns, PBGA90 |
| 封装： | 8 X 13 MM, 0.80 MM PITCH, HALOGEN FREE AND LEAD FREE, VFBGA-90 |
| 文件页数： | 29/60页 |
| 文件大小： | 1160K |
| 代理商： | W949D2CBJX6E |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页当前第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
W949D6CB / W949D2CB
512Mb Mobile LPDDR
Publication Release Date: Jun, 14, 2011
- 35 -
Revision A01-006
7.6.3 Write Burst (min. and max. tDQSS)
During Write bursts, the first valid data-in element will be registered on the first rising edge of DQS following the
WRITE command, and the subsequent data elements will be registered on successive edges of DQS. The Low state
of DQS between the WRITE command and the first rising edge is called the write preamble, and the Low state on
DQS following the last data-in element is called the write post-amble.
The time between the WRITE command and the first corresponding rising edge of DQS (tDQSS) is specified with a
relatively wide range - from 75% to 125% of a clock cycle. Following figure shows the two extremes of tDQSS for a
burst of 4, upon completion of a burst, assuming no other commands have been initiated, the DQs will remain high-Z
and any additional input data will be ignored.
BA,Col b
WRITE
NOP
CK
Command
Address
1) DI b = Data In to column b.
2) 3 subsequent elements of Data In are applied i nthe programmed order following DI b.
3) A non-interrupted burst of 4 is shown.
4) A10 is LOW with the WRITE command (Auto Precharge is disabled)
NOP
= Don't Care
DQS
DQ
DM
DQS
DQ
DM
tDQSSmin
tDQSSmax
7.6.4 Write to Write
Data for any WRITE burst may be concatenated with or truncated with a subsequent WRITE command. In either
case, a continuous flow of input data, can be maintained. The new WRITE command can be issued on any positive
edge of the clock following the previous WRITE command.
The first data-in element from the new burst is applied after either the last element of a completed burst or the last
desired data element of a longer burst which is being truncated. The new WRITE command should be issued X
cycles after the first WRITE command, where X equals the number of desired data-in element pairs.
相关PDF资料 |
PDF描述 |
|---|---|
| WPD1M16C-80TJI | 1M X 16 FAST PAGE DRAM, 80 ns, PDSO42 |
| WPS512K8LC-55TM | 512K X 8 STANDARD SRAM, 55 ns, PDSO32 |
| WPS512K8LT-85TI | 512K X 8 STANDARD SRAM, 85 ns, PDSO32 |
| W25P012AD-7 | 32K X 32 STANDARD SRAM, 7 ns, PQFP100 |
| WME128K8-120CC | 128K X 8 EEPROM 5V, 120 ns, CDIP32 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W949D2CBJX6ETR | 制造商:Winbond Electronics Corp 功能描述:512M MDDR, X32, 166MHZ, 65NM |
| W949D2CBJX6G | 制造商:WINBOND 制造商全称:Winbond 功能描述:512Mb Mobile LPDDR |
| W949D2KBJX5E | 制造商:Winbond Electronics Corp 功能描述:512M MDDR, X32, 200MHZ 制造商:Winbond Electronics Corp 功能描述:IC MEMORY |
| W949D2KBJX5I | 制造商:Winbond Electronics Corp 功能描述:IC MEMORY |
| W949D2KBJX6E | 制造商:Winbond Electronics Corp 功能描述:512M MDDR, X32, 166MHZ 制造商:Winbond Electronics Corp 功能描述:IC MEMORY |
发布紧急采购，3分钟左右您将得到回复。