参数资料
型号: WJLXT386LEB2
厂商: INTEL CORP
元件分类: 数字传输电路
英文描述: DATACOM, PCM TRANSCEIVER, PQFP100
封装: 14 X 14MM, ROHS COMPLIANT, LQFP-100
文件页数: 11/86页
文件大小: 1081K
代理商: WJLXT386LEB2
QUAD T1/E1/J1 Transceiver — LXT386
Datasheet
19
J11
98
CS/
JASEL
DI
Chip Select/Jitter Attenuator Select.
Host Mode
This active Low input is used to access the serial/parallel interface. For
each read or write operation, CS must transition from High to Low, and
remain Low.
Hardware Mode
This input determines the Jitter Attenuator position in the data path:
H12
1
MOT/INTL/
CODEN
DI
Motorola/Intel/Codec Enable Select.
Host Mode:
When Low, the host interface is configured for Motorola microcontrollers.
When High, the host interface is configured for Intel microcontrollers.
Hardware Mode:
This pin determines the line encode/decode selection when in un-
ipolar mode:
When Low, B8ZS/HDB3 encoders/decoders are enabled for T1/E1
respectively. When High, enables AMI encoder/decoder (transparent
mode).
G13
76
AT2
AO
JTAG Analog Output Test Port 2.
H13
77
AT1
AI
JTAG Analog Input Test Port 1.
G12
72
TRST
JTAG Controller Reset. Input is used to reset the JTAG controller. TRST
is pulled up internally and may be left disconnected.
F11
71
TMS
DI
JTAG Test Mode Select.
Used to control the test logic state machine.
Sampled on rising edge of TCK. TMS is pulled up internally and may be
left disconnected.
F14
69
TCK
DI
JTAG Clock. Clock input for JTAG. Connect to GND when not used.
F13
73
TDO
DO
JTAG Data Output. Test Data Output for JTAG. Used for reading all
serial configuration and test data from internal test logic. Updated on
falling edge of TCK.
F12
70
TDI
DI
JTAG Data Input. Test Data input for JTAG. Used for loading serial
instructions and data into internal test logic. Sampled on rising edge of
TCK. TDI is pulled up internally and may be left disconnected.
E14
83
OE
DI
Output Driver Enable. If this pin is asserted Low all analog driver outputs
immediately enter a high impedance mode to support redundancy
applications without external mechanical relays. All other internal circuitry
stays active. In software mode, TTIP and TRING can be tristated on a
port-by-port basis by writing a ‘1’ to the OEx bit in the Output Enable
Register (OER).
Table 1.
Pin Assignments and Signal Descriptions (Sheet 9 of 11)
Ball #
PBGA
Pin #
LQFP
Symbol
I/O
1
Description
1. DI: Digital Input; DO: Digital Output; DI/O: Digital Bidirectional Port; AI: Analog Input; AO: Analog Output S: Power Supply;
N.C.: Not Connected.
2. N/C means “Not Connected”
JASEL
JA Position
L
Transmit path
H
Receive path
Z
Disabled
相关PDF资料
PDF描述
WJLXT388LEB2 DATACOM, PCM TRANSCEIVER, PQFP100
WJLXT388LEB2 DATACOM, PCM TRANSCEIVER, PQFP100
WJLXT901ALCA4 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT907ALCA4 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT901ALCA4 DATACOM, ETHERNET TRANSCEIVER, PQFP64
相关代理商/技术参数
参数描述
WJLXT6155LE.B5 制造商:Intel 功能描述:SONET/SDH/ATM Transceiver 1TX 1RX 64-Pin LQFP
WJLXT6155LE.B5-866255 功能描述:TXRX SDH/SONET/ATM HS 64-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 类型:收发器 驱动器/接收器数:1/1 规程:RS422,RS485 电源电压:4.75 V ~ 5.25 V 安装类型:通孔 封装/外壳:8-DIP(0.300",7.62mm) 供应商设备封装:8-PDIP 包装:管件 产品目录页面:1402 (CN2011-ZH PDF)
WJLXT6155LE.B5-866256 制造商:Cortina Systems Inc 功能描述:SONET/SDH/ATM Transceiver 1TX 1RX 64-Pin LQFP T/R
WJLXT901ALC.A4 功能描述:IC 10BASE-T/AUI TXCVR 64-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC(0.295",7.50mm 宽) 供应商设备封装:16-SOIC 包装:带卷 (TR)
WJLXT901ALC.A4-865823 制造商:Cortina Systems Inc 功能描述:LXT901A UNIVERSAL ETHERNET TRA