- 您现在的位置：买卖IC网 > PDF目录68583 > WJLXT386LEB2 (INTEL CORP) DATACOM, PCM TRANSCEIVER, PQFP100 PDF资料下载
参数资料
| 型号： | WJLXT386LEB2 |
| 厂商： | INTEL CORP |
| 元件分类： | 数字传输电路 |
| 英文描述： | DATACOM, PCM TRANSCEIVER, PQFP100 |
| 封装： | 14 X 14MM, ROHS COMPLIANT, LQFP-100 |
| 文件页数： | 20/86页 |
| 文件大小： | 1081K |
| 代理商： | WJLXT386LEB2 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页
QUAD T1/E1/J1 Transceiver — LXT386
Datasheet
27
3.3
Transmitter
The four low power transmitters of the LXT386 are identical.
Transmit data is clocked serially into the device at TPOS/TNEG in the bipolar mode or at TDATA
in the unipolar mode. The transmit clock (TCLK) supplies the input synchronization. Unipolar I/O
and HDB3/B8ZS/AMI encoding/decoding is selected by pulling TNEG High for more than 16
consecutive TCLK clock cycles. The transmitter samples TPOS/TNEG or TDATA inputs on the
falling edge of TCLK. Refer to the Test Specifications Section for MCLK and TCLK timing
characteristics. If TCLK is not supplied, the transmitter remains powered down and the TTIP/
TRING outputs are held in a High Z state. In addition, fast output tristatability is also available
through the OE pin (all ports) and/or the port’s OEx bit in the Output Enable Register (OER).
Zero suppression is available only in Unipolar Mode. The two zero-suppression types are B8ZS,
used in T1 environments, and HDB3, used in E1 environments. The scheme selected depends on
whether the device is set for T1 or E1 operation (determined by LEN2-0 pulse shaping settings).
The LXT386 also supports AMI line coding/decoding as shown in Figure 6. In Hardware mode,
AMI coding/decoding is selected by the CODEN pin. In host mode, AMI coding/decoding is
selected by bit 4 in the GCR (Global Control Register).
Each output driver is supplied by a separate power supply (TVCC and TGND). The transmit pulse
shaper is bypassed if no MCLK is supplied while TCLK is pulled high. In this case TPOS and
TNEG control the pulse width and polarity on TTIP and TRING. With MCLK supplied and TCLK
pulled high the driver enters TAOS (Transmit All Ones pattern). Note that the TAOS generator uses
MCLK as a timing reference. In order to assure that the output frequency is within specification
limits, MCLK must have the applicable stability.TAOS is inhibited during Remote Loopback.
Figure 6. 50% AMI Encoding
TTIP
TRING
1
0
1
Bit Cell
相关PDF资料 |
PDF描述 |
|---|---|
| WJLXT388LEB2 | DATACOM, PCM TRANSCEIVER, PQFP100 |
| WJLXT388LEB2 | DATACOM, PCM TRANSCEIVER, PQFP100 |
| WJLXT901ALCA4 | DATACOM, ETHERNET TRANSCEIVER, PQFP64 |
| WJLXT907ALCA4 | DATACOM, ETHERNET TRANSCEIVER, PQFP64 |
| WJLXT901ALCA4 | DATACOM, ETHERNET TRANSCEIVER, PQFP64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| WJLXT6155LE.B5 | 制造商:Intel 功能描述:SONET/SDH/ATM Transceiver 1TX 1RX 64-Pin LQFP |
| WJLXT6155LE.B5-866255 | 功能描述:TXRX SDH/SONET/ATM HS 64-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 类型:收发器 驱动器/接收器数:1/1 规程:RS422，RS485 电源电压:4.75 V ~ 5.25 V 安装类型:通孔 封装/外壳:8-DIP（0.300"，7.62mm） 供应商设备封装:8-PDIP 包装:管件 产品目录页面:1402 (CN2011-ZH PDF) |
| WJLXT6155LE.B5-866256 | 制造商:Cortina Systems Inc 功能描述:SONET/SDH/ATM Transceiver 1TX 1RX 64-Pin LQFP T/R |
| WJLXT901ALC.A4 | 功能描述:IC 10BASE-T/AUI TXCVR 64-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC（0.295"，7.50mm 宽） 供应商设备封装:16-SOIC 包装:带卷 (TR) |
| WJLXT901ALC.A4-865823 | 制造商:Cortina Systems Inc 功能描述:LXT901A UNIVERSAL ETHERNET TRA |
发布紧急采购，3分钟左右您将得到回复。