- 您现在的位置：买卖IC网 > PDF目录68583 > WJLXT386LEB2 (INTEL CORP) DATACOM, PCM TRANSCEIVER, PQFP100 PDF资料下载
参数资料
| 型号： | WJLXT386LEB2 |
| 厂商： | INTEL CORP |
| 元件分类： | 数字传输电路 |
| 英文描述： | DATACOM, PCM TRANSCEIVER, PQFP100 |
| 封装： | 14 X 14MM, ROHS COMPLIANT, LQFP-100 |
| 文件页数： | 33/86页 |
| 文件大小： | 1081K |
| 代理商： | WJLXT386LEB2 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页当前第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页
QUAD T1/E1/J1 Transceiver — LXT386
Datasheet
39
3.12
Parallel Host Interface
The LXT386 incorporates a highly flexible 8-bit parallel microprocessor interface. The interface is
generic and is designed to support both non-multiplexed and multiplexed address/data bus systems
for Motorola and Intel bus topologies. Two pins (MUX and MOT/INTL) select four different
operating modes as shown in Table 5.
The interface includes an address bus (A4 - A0) and a data bus (D7 - D0) for non-multiplexed
operation and an 8-bit address/data bus for multiplexed operation. WR, RD, R/W, CS, ALE, DS,
INT and RDY/ACK are used as control signals. A significant enhancement is an internal wait-state
generator that controls an Intel and Motorola compatible handshake output signal (RDY/ACK). In
Motorola mode ACK Low signals valid information is on the data bus. During a write cycle a Low
signal acknowledges the acceptance of the write data.
In Intel mode RDY High signals to the controlling processor that the bus cycle can be completed.
While Low the microprocessor must insert wait states. This allows the LXT386 to interface with
wait-state capable micro controllers, independent of the processor bus speed. To activate this
function a reference clock is required on the MCLK pin.
There is one exception to write cycle timing for Intel non-multiplexed mode: Register 0Ah, the
reset register. Because of timing issues, the RDY line remains high after the first part of the cycle
is done, not signalling write cycle completion with another transition low. In this mode, add 2
microseconds of delay, overall 3 microseconds from CS low to end of cycle, to allow the reset
cycle to completely initialize the device before proceeding.
An additional active Low interrupt output signal indicates alarm conditions like LOS and DFM to
the microprocessor.
The LXT386 has a 5 bit address bus and provides 18 user accessible 8-bit registers for
configuration, alarm monitoring and control of the chip.
Table 5.
Microprocessor Parallel Interface Selection
MUX
MOT/INTL
Operating Mode
Low
Motorola Non-Multiplexed
Low
High
Intel Non-Multiplexed
High
Low
Motorola Multiplexed
High
Intel Multiplexed
相关PDF资料 |
PDF描述 |
|---|---|
| WJLXT388LEB2 | DATACOM, PCM TRANSCEIVER, PQFP100 |
| WJLXT388LEB2 | DATACOM, PCM TRANSCEIVER, PQFP100 |
| WJLXT901ALCA4 | DATACOM, ETHERNET TRANSCEIVER, PQFP64 |
| WJLXT907ALCA4 | DATACOM, ETHERNET TRANSCEIVER, PQFP64 |
| WJLXT901ALCA4 | DATACOM, ETHERNET TRANSCEIVER, PQFP64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| WJLXT6155LE.B5 | 制造商:Intel 功能描述:SONET/SDH/ATM Transceiver 1TX 1RX 64-Pin LQFP |
| WJLXT6155LE.B5-866255 | 功能描述:TXRX SDH/SONET/ATM HS 64-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 类型:收发器 驱动器/接收器数:1/1 规程:RS422，RS485 电源电压:4.75 V ~ 5.25 V 安装类型:通孔 封装/外壳:8-DIP（0.300"，7.62mm） 供应商设备封装:8-PDIP 包装:管件 产品目录页面:1402 (CN2011-ZH PDF) |
| WJLXT6155LE.B5-866256 | 制造商:Cortina Systems Inc 功能描述:SONET/SDH/ATM Transceiver 1TX 1RX 64-Pin LQFP T/R |
| WJLXT901ALC.A4 | 功能描述:IC 10BASE-T/AUI TXCVR 64-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC（0.295"，7.50mm 宽） 供应商设备封装:16-SOIC 包装:带卷 (TR) |
| WJLXT901ALC.A4-865823 | 制造商:Cortina Systems Inc 功能描述:LXT901A UNIVERSAL ETHERNET TRA |
发布紧急采购，3分钟左右您将得到回复。