参数资料
型号: WJLXT386LEB2
厂商: INTEL CORP
元件分类: 数字传输电路
英文描述: DATACOM, PCM TRANSCEIVER, PQFP100
封装: 14 X 14MM, ROHS COMPLIANT, LQFP-100
文件页数: 36/86页
文件大小: 1081K
代理商: WJLXT386LEB2
QUAD T1/E1/J1 Transceiver — LXT386
Datasheet
41
3.13
Interrupt Handling
Interrupt Sources
There are three interrupt sources:
1. Status change in the Loss Of Signal (LOS) status register (04H). The LXT386’s analog/digital
loss of signal processor continuously monitors the receiver signal and updates the specific
LOS status bit to indicate presence or absence of a LOS condition.
2. Status change in the Driver Failure Monitoring (DFM) status register (05H). The LXT386’s
smart power driver circuit continuously monitors the output drivers signal and updates the
specific DFM status bit to indicate presence or absence of a secondary driver short circuit
condition.
3. Status change in the Alarm Indication Signal (AIS) status register (13H).The LXT386’s
receiver monitors the incoming data stream and updates the specific AIS status bit to indicate
presence or absence of a AIS condition.
3.13.1
Interrupt Enable
The LXT386 provides a latched interrupt output (INT). An interrupt occurs any time there is a
transition on any enabled bit in the status register. Registers 06H, 07H and 14H are the LOS, DFM
and AIS interrupt enable registers (respectively). Writing a logic “1” into the mask register will
enable the respective bit in the respective Interrupt status register to generate an interrupt. The
power-on default value is all zeroes. The setting of the interrupt enable bit does not affect the
operation of the status registers.
Registers 08H, 09H and 15H are the LOS, DFM and AIS (respectively) interrupt status registers.
When there is a transition on any enabled bit in a status register, the associated bit of the interrupt
status register is set and an interrupt is generated (if one is not already pending). When an interrupt
occurs, the INT pin is asserted Low. The output stage of the INT pin consists only of a pull-down
device; an external pull-up resistor of approximately 10k ohm is required to support wired-OR
operation.
3.13.2
Interrupt Clear
When an interrupt occurs, the interrupt service routine (ISR) should read the interrupt status
registers (08H, 09H and 15H) to identify the interrupt source. Reading the Interrupt Status register
clears the “sticky” bit set by the interrupt. Automatically clearing the register prepares it for the
next interrupt.
The ISR should then read the corresponding status monitor register to obtain the current status of
the device. Note that there are three status monitor registers: the LOS (04H), the DFM (05H) and
the AIS (013H). Reading either status monitors register will clear its corresponding interrupts on
the rising edge of the read or data strobe. When all pending interrupts are cleared, the INT pin goes
High.
相关PDF资料
PDF描述
WJLXT388LEB2 DATACOM, PCM TRANSCEIVER, PQFP100
WJLXT388LEB2 DATACOM, PCM TRANSCEIVER, PQFP100
WJLXT901ALCA4 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT907ALCA4 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT901ALCA4 DATACOM, ETHERNET TRANSCEIVER, PQFP64
相关代理商/技术参数
参数描述
WJLXT6155LE.B5 制造商:Intel 功能描述:SONET/SDH/ATM Transceiver 1TX 1RX 64-Pin LQFP
WJLXT6155LE.B5-866255 功能描述:TXRX SDH/SONET/ATM HS 64-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 类型:收发器 驱动器/接收器数:1/1 规程:RS422,RS485 电源电压:4.75 V ~ 5.25 V 安装类型:通孔 封装/外壳:8-DIP(0.300",7.62mm) 供应商设备封装:8-PDIP 包装:管件 产品目录页面:1402 (CN2011-ZH PDF)
WJLXT6155LE.B5-866256 制造商:Cortina Systems Inc 功能描述:SONET/SDH/ATM Transceiver 1TX 1RX 64-Pin LQFP T/R
WJLXT901ALC.A4 功能描述:IC 10BASE-T/AUI TXCVR 64-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC(0.295",7.50mm 宽) 供应商设备封装:16-SOIC 包装:带卷 (TR)
WJLXT901ALC.A4-865823 制造商:Cortina Systems Inc 功能描述:LXT901A UNIVERSAL ETHERNET TRA