参数资料
型号: WJLXT386LEB2
厂商: INTEL CORP
元件分类: 数字传输电路
英文描述: DATACOM, PCM TRANSCEIVER, PQFP100
封装: 14 X 14MM, ROHS COMPLIANT, LQFP-100
文件页数: 7/86页
文件大小: 1081K
代理商: WJLXT386LEB2
QUAD T1/E1/J1 Transceiver — LXT386
Datasheet
15
P1
22
RCLK0
DO
Receive Clock.
Normal Mode:
This pin provides the recovered clock from the signal received at RTIP and
RRING. Under LOS conditions there is a transition from RCLK signal
(derived from the recovered data) to MCLK signal at the RCLK output.
Data Recovery Mode:
If MCLK is High, the clock recovery circuit is disabled and RPOS and
RNEG are internally connected to an EXOR that is fed to the RCLK output
for external clock recovery applications.
RCLK will be in high impedance state if the MCLK pin is Low.
P2
23
RPOS0/
RDATA0
DO
Receive Positive.
Receive Data.
Receive Negative Data.
Bipolar Violation Detect.
Bipolar Mode:
In clock recovery mode these pins act as active high bipolar non return to
zero (NRZ) receive signal outputs. A High signal on RPOS corresponds to
receipt of a positive pulse on RTIP/RRING. A High signal on RNEG
corresponds to receipt of a negative pulse on RTIP/RRING. These signals
are valid on the falling or rising edges of RCLK depending on the CLKE
input.
In Data recovery Mode these pins act as RZ data receiver outputs. The
output polarity is selectable with CLKE (Active High output polarity when
CLKE is High and Active Low Polarity when CLKE is Low).
RPOS and RNEG will go to the high impedance state when the MCLK pin
is Low.
Unipolar Mode:
In uni-polar mode, the LXT386 asserts BPV High if any in-service Line
Code Violation is detected. RDATA acts as the receive data output.
Hardware Mode: During a LOS condition, RPOS and RNEG will remain
active.
Host Mode: RPOS and RNEG will either remain active or insert AIS into
the receive path. Selection is determined by the RAISEN bit in the GCR
register.
P3
24
RNEG0/
BPV0
DO
K4
25
LOS0
DO
Loss of Signal. LOS goes High to indicate a loss of signal, i.e. when the
incoming signal has no transitions for a specified time interval. The LOS
condition is cleared and the output pin returns to Low when the incoming signal
has sufficient number of transitions in a specified time interval. See “Loss of
K2
99
MUX
DI
Multiplexed/Non-Multiplexed Select.
When Low the parallel host interface operates in non-multiplexed mode.
When High the parallel host interface operates in multiplexed mode. In
hardware mode tie this unused input low.
N4, P4
26
TVCC0
S
Transmit Driver Power Supply. Power supply pin for the port 0 output
driver. TVCC pins can be connected to either a 3.3V or 5V power supply.
Refer to the Transmitter description.
Table 1.
Pin Assignments and Signal Descriptions (Sheet 5 of 11)
Ball #
PBGA
Pin #
LQFP
Symbol
I/O
1
Description
1. DI: Digital Input; DO: Digital Output; DI/O: Digital Bidirectional Port; AI: Analog Input; AO: Analog Output S: Power Supply;
N.C.: Not Connected.
2. N/C means “Not Connected”
相关PDF资料
PDF描述
WJLXT388LEB2 DATACOM, PCM TRANSCEIVER, PQFP100
WJLXT388LEB2 DATACOM, PCM TRANSCEIVER, PQFP100
WJLXT901ALCA4 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT907ALCA4 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT901ALCA4 DATACOM, ETHERNET TRANSCEIVER, PQFP64
相关代理商/技术参数
参数描述
WJLXT6155LE.B5 制造商:Intel 功能描述:SONET/SDH/ATM Transceiver 1TX 1RX 64-Pin LQFP
WJLXT6155LE.B5-866255 功能描述:TXRX SDH/SONET/ATM HS 64-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 类型:收发器 驱动器/接收器数:1/1 规程:RS422,RS485 电源电压:4.75 V ~ 5.25 V 安装类型:通孔 封装/外壳:8-DIP(0.300",7.62mm) 供应商设备封装:8-PDIP 包装:管件 产品目录页面:1402 (CN2011-ZH PDF)
WJLXT6155LE.B5-866256 制造商:Cortina Systems Inc 功能描述:SONET/SDH/ATM Transceiver 1TX 1RX 64-Pin LQFP T/R
WJLXT901ALC.A4 功能描述:IC 10BASE-T/AUI TXCVR 64-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC(0.295",7.50mm 宽) 供应商设备封装:16-SOIC 包装:带卷 (TR)
WJLXT901ALC.A4-865823 制造商:Cortina Systems Inc 功能描述:LXT901A UNIVERSAL ETHERNET TRA