- 您现在的位置：买卖IC网 > PDF目录300162 > XQ4013E-4PG223M (XILINX INC) Field Programmable Gate Array (FPGA) PDF资料下载
参数资料
| 型号： | XQ4013E-4PG223M |
| 厂商： | XILINX INC |
| 元件分类： | FPGA |
| 英文描述： | Field Programmable Gate Array (FPGA) |
| 中文描述： | FPGA, 576 CLBS, 10000 GATES, 111 MHz, CPGA223 |
| 封装： | CERAMIC, PGA-223 |
| 文件页数： | 20/36页 |
| 文件大小： | 294K |
| 代理商： | XQ4013E-4PG223M |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
QPRO XQ4000E/EX QML High-Reliability FPGAs
DS021 (v2.2) June 25, 2000
2-69
Product Specification
1-800-255-7778
R
1
2
3
4
5
6
XQ4028EX Pin-to-Pin Output Parameter Guidelines
Testing of switching parameters is modeled after testing
methods specified by MIL-M-38510/605. All devices are
100% functionally tested. Pin-to-pin timing parameters are
derived from measuring external and internal test patterns
and are guaranteed over worst-case operating conditions
(supply voltage and junction temperature). Listed below are
representative values for typical pin locations and normal
clock loading. For more specific, more precise, and
worst-case guaranteed data, reflecting the actual routing
structure, use the values provided by the static timing ana-
lyzer (TRCE in the Xilinx Development System) and
back-annotated to the simulation netlist. These path delays,
provided as a guideline, have been extracted from the static
timing analyzer report. Values apply to all XQ4000EX
devices unless otherwise noted.
XQ4028EX Output Flip-Flop, Clock to Out(1,2)
XQ4028EX Output Mux, Clock to Out(1,2)
XQ4028EX Output Level and Slew Rate Adjustments
The following table must be used to adjust output parameters and output switching characteristics.
Symbol
Description
-4
Units
Max
TICKOF
Global low skew clock to output using OFF(3)
16.6
ns
TICKEOF
Global early clock to output using OFF(3)
13.1
ns
Notes:
1.
Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and
where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2.
Output timing is measured at TTL threshold with 50 pF external capacitive load.
3.
OFF = Output Flip-Flop
Symbol
Description
-4
Units
Max
TPFPF
Global low skew clock to TTL output (fast) using OMUX3)
15.9
ns
TPEFPF
Global early clock to TTL output (fast) using OMUXF(3)
12.4
ns
Notes:
1.
Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and
where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2.
Output timing is measured at ~50% VCC threshold with 50 pF external capacitive load. For different loads, see graph below.
3.
OMUX = Output MUX
Symbol
Description
-4
Units
Max
TTTLOF
For TTL output FAST add
0
ns
TTTLO
For TTL output SLOW add
2.9
ns
TCMOSOF
For CMOS FAST output add
1.0
ns
TCMOSO
For CMOS SLOW output add
3.6
ns
相关PDF资料 |
PDF描述 |
|---|---|
| XR16M770IL24 | 1 CHANNEL(S), 16M bps, SERIAL COMM CONTROLLER, QCC24 |
| XR16M780IM48 | SERIAL COMM CONTROLLER, PQFP48 |
| XR68C681CJ | XR-68C681CJ PLCC 44 UART 2 CHANELS |
| XS170 | Multifunction Telecom Switch |
| XS170S | Multifunction Telecom Switch |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XQ4013EX-3BG191M | 制造商:XILINX 制造商全称:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4013EX-3BG191N | 制造商:XILINX 制造商全称:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4013EX-3BG196M | 制造商:XILINX 制造商全称:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4013EX-3BG196N | 制造商:XILINX 制造商全称:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4013EX-3CB191M | 制造商:XILINX 制造商全称:XILINX 功能描述:QML High-Reliability FPGAs |
发布紧急采购，3分钟左右您将得到回复。