- 您现在的位置：买卖IC网 > PDF目录300162 > XQ4013E-4PG223M (XILINX INC) Field Programmable Gate Array (FPGA) PDF资料下载
参数资料
| 型号： | XQ4013E-4PG223M |
| 厂商： | XILINX INC |
| 元件分类： | FPGA |
| 英文描述： | Field Programmable Gate Array (FPGA) |
| 中文描述： | FPGA, 576 CLBS, 10000 GATES, 111 MHz, CPGA223 |
| 封装： | CERAMIC, PGA-223 |
| 文件页数： | 22/36页 |
| 文件大小： | 294K |
| 代理商： | XQ4013E-4PG223M |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页当前第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
QPRO XQ4000E/EX QML High-Reliability FPGAs
DS021 (v2.2) June 25, 2000
2-71
Product Specification
1-800-255-7778
R
1
2
3
4
5
6
XQ4028EX IOB Input Switching Characteristic Guidelines
Testing of switching parameters is modeled after testing
methods specified by MIL-M-38510/605. All devices are
100% functionally tested. Internal timing parameters are
derived from measuring internal test patterns. Listed below
are representative values. For more specific, more precise,
and worst-case guaranteed data, use the values reported
by the static timing analyzer (TRCE in the Xilinx Develop-
ment System) and back-annotated to the simulation netlist.
These path delays, provided as a guideline, have been
extracted from the static timing analyzer report. All timing
parameters assume worst-case operating conditions (sup-
ply voltage and junction temperature). Values apply to all
XQ4000EX devices unless otherwise noted.
Symbol
Description
-4
Units
Min
Clocks
TOKIK
Delay from FCL enable (OK) active to IFF clock (IK) active edge
3.2
ns
Propagation Delays
TPID
Pad to I1, I2
2.2
ns
TPLI
Pad to I1, I2 via transparent input latch, no delay
3.8
ns
TPPLI
Pad to I1, I2 via transparent input latch, partial delay
13.3
ns
TPDLI
Pad to I1, I2 via transparent input latch, full delay
18.2
ns
TPFLI
Pad to I1, I2 via transparent FCL and input latch, no delay
5.3
ns
TPPFLI
Pad to I1, I2 via transparent FCL and input latch, partial delay
13.6
ns
Propagation Delays (TTL Inputs)
TIKRI
Clock (IK) to I1, I2 (flip-flop)
3.0
ns
TIKLI
Clock (IK) to I1, I2 (latch enable, active Low)
3.2
ns
TOKLI
FCL enable (OK) active edge to I1, I2 (via transparent standard input latch)
6.2
ns
Global Set/Reset
TMRW
Minimum GSR pulse width
13.0
ns
TRRI
Delay from GSR input to any Q
22.8
ns
Notes:
1.
FCL = Fast Capture Latch, IFF = Input Flip-Flop or Latch
2.
For CMOS input levels, see the "XQ4028EX Input Threshold Adjustments" on page 70.
3.
For setup and hold times with respect to the clock input pin, see the Global Low Skew Clock and Global Early Clock Setup and Hold
tables on page 70.
相关PDF资料 |
PDF描述 |
|---|---|
| XR16M770IL24 | 1 CHANNEL(S), 16M bps, SERIAL COMM CONTROLLER, QCC24 |
| XR16M780IM48 | SERIAL COMM CONTROLLER, PQFP48 |
| XR68C681CJ | XR-68C681CJ PLCC 44 UART 2 CHANELS |
| XS170 | Multifunction Telecom Switch |
| XS170S | Multifunction Telecom Switch |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XQ4013EX-3BG191M | 制造商:XILINX 制造商全称:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4013EX-3BG191N | 制造商:XILINX 制造商全称:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4013EX-3BG196M | 制造商:XILINX 制造商全称:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4013EX-3BG196N | 制造商:XILINX 制造商全称:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4013EX-3CB191M | 制造商:XILINX 制造商全称:XILINX 功能描述:QML High-Reliability FPGAs |
发布紧急采购，3分钟左右您将得到回复。