- 您现在的位置：买卖IC网 > PDF目录300162 > XQ4013E-4PG223M (XILINX INC) Field Programmable Gate Array (FPGA) PDF资料下载
参数资料
| 型号： | XQ4013E-4PG223M |
| 厂商： | XILINX INC |
| 元件分类： | FPGA |
| 英文描述： | Field Programmable Gate Array (FPGA) |
| 中文描述： | FPGA, 576 CLBS, 10000 GATES, 111 MHz, CPGA223 |
| 封装： | CERAMIC, PGA-223 |
| 文件页数： | 21/36页 |
| 文件大小： | 294K |
| 代理商： | XQ4013E-4PG223M |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页当前第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
QPRO XQ4000E/EX QML High-Reliability FPGAs
2-70
DS021 (v2.2) June 25, 2000
1-800-255-7778
Product Specification
R
XQ4028EX Pin-to-Pin Input Parameter Guidelines
Testing of switching parameters is modeled after testing
methods specified by MIL-M-38510/605. All devices are
100% functionally tested. Pin-to-pin timing parameters are
derived from measuring external and internal test patterns
and are guaranteed over worst-case operating conditions
(supply voltage and junction temperature). Listed below are
representative values for typical pin locations and normal
clock loading. For more specific, more precise, and
worst-case guaranteed data, reflecting the actual routing
structure, use the values provided by the static timing ana-
lyzer (TRCE in the Xilinx Development System) and
back-annotated to the simulation netlist. These path delays,
provided as a guideline, have been extracted from the static
timing analyzer report. Values apply to all XQ4000EX
devices unless otherwise noted
XQ4028EX Global Low Skew Clock, Setup and Hold
XQ4028EX Global Early Clock, Setup and Hold for IFF
XQ4028EX Global Early Clock, Setup and Hold for FCL
XQ4028EX Input Threshold Adjustments
The following table must be used to adjust input parameters and input switching characteristics.
Symbol
Description
-4
Units
Min
TPSD
Input setup time, using Global Low Skew clock and IFF (full delay)
8.0
ns
TPHD
Input hold time, using Global Low Skew clock and IFF (full delay)
0
ns
Notes:
1.
IFF = Flip-Flop or Latch
Symbol
Description
-4
Units
Min(2)
TPSEP
Input setup time, using Global Early clock and IFF (full delay)
6.5
ns
TPHEP
Input hold time, using Global Early clock and IFF (full delay)
0
ns
Notes:
1.
IFF = Flip-Flop or Latch
2.
Setup parameters are for BUFGE #s 3, 4, 7 and 8. Add 1.6 ns for BUFGE #s 1, 2, 5 and 6.
Symbol
Description
-4
Units
Min(2)
TPFSEP
Input setup time, using Global Early clock and FCL (partial delay)
3.4
ns
TPFHEP
Input hold time, using Global Early clock and FCL (partial delay)
0
ns
Notes:
1.
FCL = Fast Capture Latch
2.
For CMOS input levels, see the XQ4028EX Input Threshold Adjustments.
3.
Setup time is measured with the fastest route and the lightest load. Use the static timing analyzer to determine the setup time under
given design conditions.
4.
Hold time is measured using the farthest distance and a reference load of one clock pin per two IOBs. Use the static timing analyzer
to determine the setup and hold times under given design conditions.
5.
Setup parameters are for BUFGE #s 3, 4, 7 and 8. Add 1.2 ns for BUFGE #s 1, 2, 5 and 6.
Symbol
Description
-4
Units
Max
TTTLI
For TTL input add
0
ns
TCMOSI
For CMOS input add
0.3
ns
相关PDF资料 |
PDF描述 |
|---|---|
| XR16M770IL24 | 1 CHANNEL(S), 16M bps, SERIAL COMM CONTROLLER, QCC24 |
| XR16M780IM48 | SERIAL COMM CONTROLLER, PQFP48 |
| XR68C681CJ | XR-68C681CJ PLCC 44 UART 2 CHANELS |
| XS170 | Multifunction Telecom Switch |
| XS170S | Multifunction Telecom Switch |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XQ4013EX-3BG191M | 制造商:XILINX 制造商全称:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4013EX-3BG191N | 制造商:XILINX 制造商全称:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4013EX-3BG196M | 制造商:XILINX 制造商全称:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4013EX-3BG196N | 制造商:XILINX 制造商全称:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4013EX-3CB191M | 制造商:XILINX 制造商全称:XILINX 功能描述:QML High-Reliability FPGAs |
发布紧急采购，3分钟左右您将得到回复。