
xr
XRT94L33
3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC DATA SHEET
Rev.1.2.0.
63
C20
STS1TXA_D1_1
TXHDLCDAT_1_1
TXGFC_1
I
TTL
Transmit STS-1 Telecom Bus – Channel 1 – Input Data
Bus pin number 1:
The exact function of this pin depends upon whether the STS-
1 Telecom Bus Interface, associated with Channel 1 is
enabled or not.
If STS-1 Telecom Bus (Channel 1) has been enabled –
STS-1 Transmit Telecom Bus – Input Data Bus pin number 1:
This
input
pin
along
with
“STS1TXA_D_1[7:2]”
and
“STS1TXA_D0_1 function as the “STS-1 Transmit (Add)
Telecom Bus – Input Data Bus for Channel 1.
The STS-1
Telecom Bus interface will sample and latch this pin upon the
falling edge of “STS1TXA_CK_1”.
TXHDLCDAT_1_1 (Transmit HDLC block data – Channel 1
– Input data pin 1)
TXGFC_1 (Transmit GFC data – Channel 1)
B22
STS1TXA_D2_1
TXHDLCDAT_2_1
TXCELLTXED_1
I/O
TTL/CMOS
Transmit STS-1 Telecom Bus – Channel 1 – Input Data
Bus pin number 2:
The exact function of this pin depends upon whether the STS-
1 Telecom Bus Interface, associated with Channel 1 is
enabled or not.
If STS-1 Telecom Bus (Channel 1) has been enabled –
STS-1 Transmit Telecom Bus – Input Data Bus pin number 2:
STS1TXA_D2_1
This
input
pin
along
with
“STS1TXA_D_1[7:3]”
and
“STS1TXA_D_1[1:0] function as the “STS-1 Transmit (Add)
Telecom Bus – Input Data Bus for Channel 1.
The STS-1
Telecom Bus interface will sample and latch this pin upon the
falling edge of “STS1TXA_CK_1”.
TXHDLCDAT_2_1 (Transmit HDLC block data – Channel 1
– Input data pin 2)
TXCELLTXED_1 (Cell Transmitted – Channel 1)
E18
STS1TXA_D3_1
TXHDLCDAT_3_1
SSI_POS
I/O
TTL/CMOS
Transmit STS-1 Telecom Bus – Channel 1 – Input Data
Bus pin number 3:
The exact function of this pin depends upon whether the STS-
1 Telecom Bus Interface, associated with Channel 1 is
enabled or not.
If STS-1 Telecom Bus (Channel 1) has been enabled –
STS-1 Transmit Telecom Bus – Input Data Bus pin number 3:
STS1TXA_D3_1:
This
input
pin
along
with
“STS1TXA_D_1[7:4]”
and
“STS1TXA_D_1[2:0] function as the “STS-1 Transmit (Add)
Telecom Bus – Input Data Bus for Channel 1.
The STS-1
Telecom Bus interface will sample and latch this pin upon the
falling edge of “STS1TXA_CK_1”.
TXHDLCDAT_3_1 (Transmit HDLC block data – Channel 1
– Input data pin 3)
SSI_POS (Slow Speed Interface Data Positive for Ingress
Path)