- 您现在的位置：买卖IC网 > PDF目录15042 > ZL2008ALAFT (Intersil)IC REG CTRLR BUCK PWM VM 36-QFN PDF资料下载
参数资料
| 型号： | ZL2008ALAFT |
| 厂商： | Intersil |
| 文件页数： | 17/42页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR BUCK PWM VM 36-QFN |
| 标准包装： | 100 |
| PWM 型： | 电压模式 |
| 输出数： | 1 |
| 频率 - 最大： | 1.4MHz |
| 占空比： | 95% |
| 电源电压： | 3 V ~ 5.5 V |
| 降压： | 是 |
| 升压： | 无 |
| 回扫： | 无 |
| 反相： | 无 |
| 倍增器： | 无 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 无 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 36-VFQFN 裸露焊盘 |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页
ZL2008
Switching Frequency and PLL
The ZL2008 incorporates an internal phase-locked loop (PLL) to
clock the internal circuitry. The PLL can be driven by an external
clock source connected to the SYNC pin. When using the internal
oscillator, the SYNC pin can be configured as a clock source for
other Zilker Labs devices.
The SYNC pin is a unique pin that can perform multiple functions
depending on how it is configured. The CFG1 pin is used to select
the operating mode of the SYNC pin as shown in Table 9.
Figure 14 illustrates the typical connections for each mode.
TABLE 9. SYNC Pin Function Selection
clock signal must also exhibit the necessary performance
requirements (see “Electrical Specifications” on page 4). In the
event of a loss of the external clock signal, the output voltage
may show transient over/undershoot.
If this happens, the ZL2008 will automatically switch to its
internal oscillator and switch at a frequency close to the previous
incoming frequency.
Configuration C: SYNC AUTO DETECT
When the SYNC pin is configured in auto detect mode (CFG1 pin
is left OPEN), the device will automatically check for a clock
signal on the SYNC pin after enable is asserted.
CFG1 Pin
LOW
OPEN
HIGH
SYNC Pin Function
SYNC is configured as an input
Auto Detect mode
SYNC is configured as an output
f SW = 400kHz
If a clock signal is present, The ZL2008’s oscillator will then
synchronize the rising edge of the external clock. Refer to SYNC
INPUT description.
If no incoming clock signal is present, the ZL2008 will configure
the switching frequency according to the state of the SYNC pin as
listed in Table 10. In this mode, the ZL2008 will only read the
Configuration A: SYNC OUTPUT
When the SYNC pin is configured as an output (CFG1 pin is tied
HIGH), the device will run from its internal oscillator and will drive the
resulting internal oscillator signal (preset to 400kHz) onto the SYNC
SYNC pin connection during the start-up sequence. Changes to
SYNC pin connections will not affect f SW until the power (VDD) is
cycled off and on.
TABLE 10. Switching Frequency Pin-strap Setting
pin so other devices can be synchronized to it. The SYNC pin will not
be checked for an incoming clock signal while in this mode.
Configuration B: SYNC INPUT
When the SYNC pin is configured as an input (CFG1 pin is tied
LOW), the device will automatically check for a clock signal on
the SYNC pin each time EN is asserted. The ZL2008’s oscillator
SYNC Pin
LOW
OPEN
HIGH
Resistor
Frequency
200kHz
400kHz
1MHz
See Table 11
will then synchronize with the rising edge of the external clock.
The incoming clock signal must be in the range of 200kHz to
1.4MHz and must be stable when the enable pin is asserted. The
Logic
high
SYNC
If the user wishes to run the ZL2008 at a frequency not listed in
Table 10, the switching frequency can be set using an external
resistor, R SYNC , connected between SYNC and SGND using Table 11.
SYNC
200 kHz – 1.33MHz
N/ C
ZL
A) SYNC = output
Logic
200kHz – 1.4MHz
N/ C
ZL
B) SYNC = input
N/C
high
SYNC
Open
SYNC
SYNC
200kHz – 1.4MHz
ZL
OR
Logic
ZL
OR
R SYNC
ZL
low
C) SYNC = Auto Detect
FIGURE 14. Sync Pin Configurations
17
FN6859.4
April 29, 2011
相关PDF资料 |
PDF描述 |
|---|---|
| VI-JWX-EW-F4 | CONVERTER MOD DC/DC 5.2V 100W |
| VI-J6X-EW-F2 | CONVERTER MOD DC/DC 5.2V 100W |
| VI-JWX-EW-F3 | CONVERTER MOD DC/DC 5.2V 100W |
| VI-JWX-EW-F1 | CONVERTER MOD DC/DC 5.2V 100W |
| VI-J6W-EW-F2 | CONVERTER MOD DC/DC 5.5V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ZL2008ALAFT1 | 功能描述:IC REG CTRLR BUCK PWM VM 36-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:500kHz 占空比:100% 电源电压:8.2 V ~ 30 V 降压:无 升压:无 回扫:是 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:0°C ~ 70°C 封装/外壳:8-DIP（0.300"，7.62mm） 包装:管件 产品目录页面:1316 (CN2011-ZH PDF) |
| ZL2008ALBFT | 功能描述:IC REG CTRLR BUCK PWM VM 36-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ZL2008ALBFT1 | 功能描述:IC REG CTRLR BUCK PWM VM 36-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ZL2008EVAL1Z | 功能描述:EVALUATION BOARD FOR ZL2008 RoHS:是 类别:编程器，开发系统 >> 评估板 - DC/DC 与 AC/DC（离线）SMPS 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:True Shutdown™ 主要目的:DC/DC，步升 输出及类型:1，非隔离 功率 - 输出:- 输出电压:- 电流 - 输出:1A 输入电压:2.5 V ~ 5.5 V 稳压器拓扑结构:升压 频率 - 开关:3MHz 板类型:完全填充 已供物品:板 已用 IC / 零件:MAX8969 |
| ZL20200 | 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:Dual Band IS136/AMPS Transceiver |
发布紧急采购，3分钟左右您将得到回复。