- 您现在的位置：买卖IC网 > PDF目录15042 > ZL2008ALAFT (Intersil)IC REG CTRLR BUCK PWM VM 36-QFN PDF资料下载
参数资料
| 型号： | ZL2008ALAFT |
| 厂商： | Intersil |
| 文件页数： | 22/42页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR BUCK PWM VM 36-QFN |
| 标准包装： | 100 |
| PWM 型： | 电压模式 |
| 输出数： | 1 |
| 频率 - 最大： | 1.4MHz |
| 占空比： | 95% |
| 电源电压： | 3 V ~ 5.5 V |
| 降压： | 是 |
| 升压： | 无 |
| 回扫： | 无 |
| 反相： | 无 |
| 倍增器： | 无 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 无 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 36-VFQFN 裸露焊盘 |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页当前第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页
ZL2008
TABLE 15. Current Limit Threshold Voltage Resistor Settings
V IN
R LIM
(k Ω )
10
11
12.1
13.3
R DS V LIM
(mV)
0
5
10
15
DCR V LIM
(mV)
0
2.5
5
7.5
DPWM
D
1-D
L
C
R C
R O
V OUT
14.7
20
10
16.2
17.8
19.6
21.5
23.7
26.1
28.7
31.6
34.8
38.3
42.2
46.4
51.1
56.2
61.9
68.1
75
82.5
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
105
110
12.5
15
17.5
20
22.5
25
27.5
30
32.5
35
37.5
40
42.5
45
47.5
50
52.5
55
Compensation
FIGURE 17. Control Loop Block Diagram
In the ZL2008, the compensation zeros and gain are set by
configuring the FC0 and FC1 pins or via the I 2 C/SMBus interface
once the user has calculated the required settings. This method
eliminates the inaccuracies due to the component tolerances
associated with using external resistors and capacitors required
with traditional analog controllers.
The compensation is configured using a baseline set of PID taps
which are scaled on the factors of Gain, Q and Fn as shown in
Tables 16, 17 and 18. The parameters Gain, Q and Fn are defined
in AN2035 and are parameters of the compensator (not the
power stage being compensated).
The selection of these scaling factors is based on compensation
required for additional output capacitance used in an
application.
TABLE 16. FC0 Pin-strap Settings
FC0 Pin Gain Scale (dB) Q-new/Q-base
90.9
115
57.5
LOW
-12
100
120
60
OPEN
0
1
The threshold voltage can also be selected in 5mV increments by
HIGH
6
connecting a resistor, R LIM , between the ILIM pin and ground
according to Table 15. This method is preferred if the user does not
desire to use or does not have access to the I 2 C/SMBus interface
and the desired threshold value is contained in Table 15.
TABLE 17. FC1 Pin-strap Settings
FC1 Pin Fn-new/Fn-base
LOW
The current limit threshold can also be set to a custom value via
the I 2 C/SMBus interface. Please refer to Application Note
AN2033 for further details.
OPEN
HIGH
1
Loop Compensation
The ZL2008 operates as a voltage-mode synchronous buck
controller with a fixed frequency PWM scheme. Although the
The scaling factors are applied to the baseline set of taps to
achieve the desired compensation results. These baseline taps
correspond to zeroes of the form:
+ ? ?
? ?
ZL2008 uses a digital control loop, it operates much like a
traditional analog PWM controller. Figure 17 is a simplified block
diagram of the ZL2008 control loop, which differs from an
analog control loop only by the constants in the PWM and
?
G base ? 1 +
?
s ? s ? 2 ?
( Q base ? 2 π f n base ) ? ( Q base * 2 π f n base ) ? ? ?
(EQ. 31)
compensation blocks. As in the analog controller case, the
compensation block compares the output voltage to the desired
voltage reference and compensation zeroes are added to keep
the loop stable. The resulting integrated error signal is used to
drive the PWM logic, converting the error signal to a duty cycle to
drive the external MOSFETs.
22
Where G base = 20dB
Q base = 2
f nbase = f SW /10
Both the baseline taps and the calculated taps determined by the
FC0 and FC1 resistors can be read via the I 2 C/SMBus interface.
Please refer to Application Note AN2033 for further details.
FN6859.4
April 29, 2011
相关PDF资料 |
PDF描述 |
|---|---|
| VI-JWX-EW-F4 | CONVERTER MOD DC/DC 5.2V 100W |
| VI-J6X-EW-F2 | CONVERTER MOD DC/DC 5.2V 100W |
| VI-JWX-EW-F3 | CONVERTER MOD DC/DC 5.2V 100W |
| VI-JWX-EW-F1 | CONVERTER MOD DC/DC 5.2V 100W |
| VI-J6W-EW-F2 | CONVERTER MOD DC/DC 5.5V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ZL2008ALAFT1 | 功能描述:IC REG CTRLR BUCK PWM VM 36-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:500kHz 占空比:100% 电源电压:8.2 V ~ 30 V 降压:无 升压:无 回扫:是 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:0°C ~ 70°C 封装/外壳:8-DIP（0.300"，7.62mm） 包装:管件 产品目录页面:1316 (CN2011-ZH PDF) |
| ZL2008ALBFT | 功能描述:IC REG CTRLR BUCK PWM VM 36-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ZL2008ALBFT1 | 功能描述:IC REG CTRLR BUCK PWM VM 36-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ZL2008EVAL1Z | 功能描述:EVALUATION BOARD FOR ZL2008 RoHS:是 类别:编程器，开发系统 >> 评估板 - DC/DC 与 AC/DC（离线）SMPS 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:True Shutdown™ 主要目的:DC/DC，步升 输出及类型:1，非隔离 功率 - 输出:- 输出电压:- 电流 - 输出:1A 输入电压:2.5 V ~ 5.5 V 稳压器拓扑结构:升压 频率 - 开关:3MHz 板类型:完全填充 已供物品:板 已用 IC / 零件:MAX8969 |
| ZL20200 | 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:Dual Band IS136/AMPS Transceiver |
发布紧急采购，3分钟左右您将得到回复。