参数资料
| 型号： | AD9852ASVZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 10/52页 |
| 文件大小： | 0K |
| 描述： | IC DDS SYNTHESIZER CMOS 80-TQFP |
| 产品培训模块： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 标准包装： | 1 |
| 分辨率（位）： | 12 b |
| 主 fclk： | 300MHz |
| 调节字宽（位）： | 48 b |
| 电源电压： | 3.14 V ~ 3.47 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 80-TQFP 裸露焊盘 |
| 供应商设备封装： | 80-TQFP-EP（12x12） |
| 包装： | 托盘 |
| 配用： | AD9852/PCBZ-ND - BOARD EVAL FOR AD9852 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页
AD9852
Rev. E | Page 18 of 52
MODES OF OPERATION
There are five programmable modes of operation of the AD9852.
Selecting a mode requires that three bits in the control register
(Parallel Address 1F hex) be programmed as shown in Table 6.
Table 6. Mode Selection Table
Mode 2
Mode 1
Mode 0
Result
0
Single tone
0
1
FSK
0
1
0
Ramped FSK
0
1
Chirp
1
0
BPSK
In each mode, engaging certain functions may be prohibited.
Table 7 lists some important functions and their availability for
each mode.
SINGLE TONE (MODE 000)
When the MASTER RESET pin is asserted, single-tone mode
becomes the default. The user can also access this mode by
programming it into the control register. The phase accumulator,
responsible for generating an output frequency, is presented with
a 48-bit value from the Frequency Tuning Word 1 registers with
default values of 0. Default values from the remaining applicable
registers further define the single-tone output signal qualities.
The default values after a master reset configures the device
with an output signal of 0 Hz and zero phase. Upon power-up
and reset, the output from both DACs is a dc value equal to the
midscale output current. This is the default mode amplitude setting
of 0. Refer to the On/Off Output Shaped Keying (OSK) section
for further explanation of the output amplitude control. It is
necessary to program all or some of the 28 program registers to
produce a user-defined output signal. Figure 32 shows the
transition from the default condition (0 Hz) to a user-defined
output frequency (F1).
As with all Analog Devices DDS devices, the value of the frequency
tuning word is determined using the following equation:
FTW = (Desired Output Frequency × 2N)/SYSCLK
where:
N is the phase accumulator resolution (48 bits in this instance).
Desired Output Frequency is expressed in hertz.
FTW (frequency tuning word) is a decimal number.
After a decimal number has been calculated, it must be rounded
to an integer and then converted to binary format—a series of
48 binary-weighted 1s and 0s. The fundamental sine wave DAC
output frequency range is from dc to one-half SYSCLK.
Changes in frequency are phase continuous; therefore, the first
sampled phase value of the new frequency is referenced from the
time of the last sampled phase value of the previous frequency.
The 14-bit phase register adjusts the cosine DAC’s output phase.
The single-tone mode allows the user to control the following
signal qualities:
Output frequency to 48-bit accuracy
Output amplitude to 12-bit accuracy
Fixed, user-defined amplitude control
Variable, programmable amplitude control
Automatic, programmable, single-pin-controlled
on/off output shaped keying
Output phase to 14-bit accuracy
Furthermore, all of these qualities can be changed or modulated
via the 8-bit parallel programming port at a 100 MHz parallel
byte rate or at a 10 MHz serial rate. Incorporating this attribute
permits FM, AM, PM, FSK, PSK, and ASK operation in the
single-tone mode.
000 (SINGLE TONE)
MODE
F1
TW1
000 (DEFAULT)
0
F1
0
FREQUENCY
MASTER RESET
I/O UD CLK
00634-032
Figure 32. Default State to User-Defined Output Transition
相关PDF资料 |
PDF描述 |
|---|---|
| AD9854ASTZ | IC DDS QUADRATURE CMOS 80-LQFP |
| AD9858BSVZ | IC DDS DAC 10BIT 1GSPS 100-TQFP |
| AD9859YSVZ-REEL7 | IC DDS DAC 10BIT 400MSPS 48TQFP |
| AD9880KSTZ-100 | IC INTERFACE/HDMI 100MHZ 100LQFP |
| AD9882KSTZ-140 | IC INTERFACE/DVI 100MHZ 100LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9852ASVZ | 制造商:Analog Devices 功能描述:IC DDS 300MHz TQFP-80 制造商:Analog Devices 功能描述:IC, DDS, 300MHz, TQFP-80 |
| AD9852ASVZ1 | 制造商:AD 制造商全称:Analog Devices 功能描述:CMOS 300 MSPS Complete DDS |
| AD9852BSVZ | 制造商:Analog Devices 功能描述: |
| AD9853 | 制造商:AD 制造商全称:Analog Devices 功能描述:Programmable Digital OPSK/16-QAM Modulator |
| AD9853-45PCB | 制造商:AD 制造商全称:Analog Devices 功能描述:Programmable Digital OPSK/16-QAM Modulator |
发布紧急采购，3分钟左右您将得到回复。