参数资料
| 型号： | AD9852ASVZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 38/52页 |
| 文件大小： | 0K |
| 描述： | IC DDS SYNTHESIZER CMOS 80-TQFP |
| 产品培训模块： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 标准包装： | 1 |
| 分辨率（位）： | 12 b |
| 主 fclk： | 300MHz |
| 调节字宽（位）： | 48 b |
| 电源电压： | 3.14 V ~ 3.47 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 80-TQFP 裸露焊盘 |
| 供应商设备封装： | 80-TQFP-EP（12x12） |
| 包装： | 托盘 |
| 配用： | AD9852/PCBZ-ND - BOARD EVAL FOR AD9852 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页当前第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页
AD9852
Rev. E | Page 43 of 52
This step reroutes the filtered signals from the output connectors
(J6 and J7) to the 100 Ω configured comparator inputs. This sets
up the comparator for differential input without affecting the
comparator output duty cycle, which should be approximately
50% for the complementary filtered output configuration.
The user can change the value of RSET Resistor R2 from 3.9 kΩ
to 1.95 kΩ to receive more robust signals at the comparator
inputs. This decreases jitter and extends the operating range of
the comparator. To implement this change install a shorting
jumper at W6, which provides a second 3.9 kΩ chip resistor
(R20) in parallel with that provided by R2. This boosts the DAC
output current from 10 mA to 20 mA and doubles the peak-to-
peak output voltage developed across the loads, thus resulting
in more robust signals at the comparator inputs.
Single-Ended Configuration
To connect the high speed comparator in a single-ended
configuration so that the duty cycle or pulse width can be
controlled, a dc threshold voltage must be present at one of the
comparator inputs. This voltage can be supplied using the
control DAC. A 12-bit, twos complement value is written to the
control DAC register that sets the IOUT2 output to a static dc
level. Allowable hexadecimal values are 7FF (maximum) to 800
(minimum), with all 0s being midscale. The IOUT1 channel
continues to output a user-programmable, filtered sine wave.
These two signals are routed to the comparator by using the
3-pin W2 and W8 header switches. Use of the configuration
described in the Observing the Filtered IOUT1 and the Filtered
IOUT2 section is required. Follow Step 1 through Step 4 in this
section, and then install a shorting jumper on Pin 1 and Pin 2
(top two pins) of the 3-pin W2 and W8 header switches.
The user can change the value of RSET Resistor R2 from 3.9 kΩ
to 1.95 kΩ to receive more robust signals at the comparator
inputs. This decreases jitter and extends the operating range of the
comparator. To implement this change install a shorting jumper
at W6, which provides a second 3.9 kΩ chip resistor (R20) in
parallel with that provided by R2.
USING THE PROVIDED SOFTWARE
The evaluation software is provided on a CD, along with a brief
set of instructions. Use the instructions in conjunction with the
evaluation board schematic.
The CD-ROM contains the following:
The AD9852/AD9854 evaluation software
AD9852 evaluation board instructions
AD9852 data sheet
AD9852 evaluation board schematics
AD9852 PCB layout
Several numerical entries, such as frequency and phase infor-
mation, require pressing ENTER to register this information.
For example, if a new frequency is input but does not take effect
when Load is clicked, the user probably neglected to press
ENTER
after inputting the new frequency information.
Typical operation of the AD9852/AD9854 evaluation board
begins with a master reset. After this reset, many of the default
register values are depicted in the software control panel. The
reset command sets the DDS output amplitude to minimum
and 0 Hz, zero phase offset, as well as other states that are listed
in the Register Layout table (Table 9).
The next programming block should be the reference clock and
multiplier because this information is used to determine the
proper 48-bit frequency tuning words that are entered and later
calculated.
The output amplitude defaults to the 12-bit, straight binary
multiplier values of the I (cosine DAC) multiplier register of
000 hex; no output (dc) should be seen from the DAC. Set the
multiplier amplitude in the Output Amplitude dialog box to a
substantial value, such as FFF hex. The digital multiplier can be
bypassed by selecting the Output Amplitude is always Full Scale
box, but this usually does not result in the best spurious-free
dynamic range (SFDR). The best SFDR, achieving improvements
of up to 11 dB, is obtained by routing the signal through the digital
multiplier and reducing the multiplier amplitude. For instance,
FC0 hex produces less spurious signal amplitude than FFF hex.
If SFDR must be maximized, this exploitable and repeatable
phenomenon should be investigated in the given application.
This phenomenon is more readily observed at higher output
frequencies, where good SFDR becomes more difficult to achieve.
Refer to this data sheet and the evaluation board schematic
(Figure 61 and Figure 62) for information about the available
functions of the AD9852 and how the software responds to
programming commands.
SUPPORT
Applications assistance is available for the AD9852, the AD9852
evaluation board, and all other products of Analog Devices. Call
1-800-ANALOGD or visit www.analog.com/dds.
相关PDF资料 |
PDF描述 |
|---|---|
| AD9854ASTZ | IC DDS QUADRATURE CMOS 80-LQFP |
| AD9858BSVZ | IC DDS DAC 10BIT 1GSPS 100-TQFP |
| AD9859YSVZ-REEL7 | IC DDS DAC 10BIT 400MSPS 48TQFP |
| AD9880KSTZ-100 | IC INTERFACE/HDMI 100MHZ 100LQFP |
| AD9882KSTZ-140 | IC INTERFACE/DVI 100MHZ 100LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9852ASVZ | 制造商:Analog Devices 功能描述:IC DDS 300MHz TQFP-80 制造商:Analog Devices 功能描述:IC, DDS, 300MHz, TQFP-80 |
| AD9852ASVZ1 | 制造商:AD 制造商全称:Analog Devices 功能描述:CMOS 300 MSPS Complete DDS |
| AD9852BSVZ | 制造商:Analog Devices 功能描述: |
| AD9853 | 制造商:AD 制造商全称:Analog Devices 功能描述:Programmable Digital OPSK/16-QAM Modulator |
| AD9853-45PCB | 制造商:AD 制造商全称:Analog Devices 功能描述:Programmable Digital OPSK/16-QAM Modulator |
发布紧急采购，3分钟左右您将得到回复。