参数资料
| 型号： | AD9852ASVZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 29/52页 |
| 文件大小： | 0K |
| 描述： | IC DDS SYNTHESIZER CMOS 80-TQFP |
| 产品培训模块： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 标准包装： | 1 |
| 分辨率（位）： | 12 b |
| 主 fclk： | 300MHz |
| 调节字宽（位）： | 48 b |
| 电源电压： | 3.14 V ~ 3.47 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 80-TQFP 裸露焊盘 |
| 供应商设备封装： | 80-TQFP-EP（12x12） |
| 包装： | 托盘 |
| 配用： | AD9852/PCBZ-ND - BOARD EVAL FOR AD9852 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页当前第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页
AD9852
Rev. E | Page 35 of 52
SERIAL INTERFACE PORT PIN DESCRIPTIONS
Table 12.
Pin
Description
SCLK
Serial Clock (Pin 21). The serial clock pin is used to synchronize data to and from the AD9852 and to run the internal state
machines. The SCLK maximum frequency is 10 MHz.
CS
Chip Select (Pin 22). Active low input that allows more than one device on the same serial communication line. The SDO and
SDIO pins go to a high impedance state when this input is high. If this pin is driven high during a communication cycle, the
cycle is suspended until CS is reactivated low. The chip select pin can be tied low in systems that maintain control of SCLK.
SDIO
Serial Data I/O (Pin 19). Data is always written to the AD9852 on this pin. However, this pin can be used as a bidirectional data
line. The configuration of this pin is controlled by Bit 0 of Register Address 20 hex. The default is Logic 0, which configures the
SDIO pin as bidirectional.
SDO
Serial Data Out (Pin 18). Data is read from this pin for protocols that use separate lines for transmitting and receiving data.
In the case where the AD9852 operates in a single bidirectional I/O mode, this pin does not output data and is set to a high
impedance state.
IO RESET
Synchronize I/O Port (Pin 17). Synchronizes the I/O port state machines without affecting the contents of the addressable
registers. An active high input on the IO RESET pin causes the current communication cycle to terminate. After the IO RESET pin
returns low (Logic 0), another communication cycle can begin, starting with the instruction byte.
Notes on Serial Port Operation
The AD9852 serial port configuration bits reside in Bit 1 and Bit 0
of Register Address 20 hex. The configuration changes immediately
upon a valid I/O update. For multibyte transfers, writing to this
register can occur during the middle of a communication cycle.
Care must be taken to compensate for this new configuration
during the remainder of the current communication cycle.
The system must maintain synchronization with the AD9852;
otherwise, the internal control logic is not able to recognize further
instructions. For example, if the system sends the instruction to
write a 2-byte register and then pulses the SCLK pin for a 3-byte
register (24 additional SCLK rising edges), communication
synchronization is lost. In this case, the first 16 SCLK rising
edges after the instruction cycle properly write the first two data
bytes into the AD9852, but the subsequent eight rising SCLK
edges are interpreted as the next instruction byte, not the final
byte of the previous communication cycle.
In cases where synchronization is lost between the system and
the AD9852, the IO RESET pin provides a means to re-establish
synchronization without reinitializing the entire chip. Asserting
the IO RESET pin (active high) resets the AD9852 serial port
state machine, terminating the current I/O operation and forcing
the device into a state in which the next eight SCLK rising edges
are understood to be an instruction byte. The IO RESET pin
must be deasserted (low) before the next instruction byte write
can begin. Any information written to the AD9852 registers
during a valid communication cycle prior to loss of synchro-
nization remains intact.
MSB/LSB TRANSFERS
The AD9852 serial port can support both MSB- and LSB-first
data formats. This functionality is controlled by Bit 1 of Serial
Bank 20 hex. When this bit is set active high, the AD9852 serial
port is in LSB-first format. This bit defaults low, to the MSB-first
format. The instruction byte must be written in the format
indicated by Bit 1 of Serial Register Bank 20 hex. Therefore, if
the AD9852 is in LSB-first mode, the instruction byte must be
written from LSB to MSB.
CS
SCLK
SDIO
tPRE
tDSU
tSCLKPWH tSCLKPWL
tSCLK
tDHLD
SECOND BIT
FIRST BIT
SYMBOL
tPRE
tSCLK
tDSU
tSCLKPWH
tSCLKPWL
tDHLD
MIN
30ns
100ns
30ns
40ns
0ns
DEFINITION
CS SETUP TIME
PERIOD OF SERIAL DATA CLOCK
SERIAL DATA SETUP TIME
SERIAL DATA CLOCK PULSE WIDTH HIGH
SERIAL DATA CLOCK PULSE WIDTH LOW
SERIAL DATA HOLD TIME
00634-053
Figure 53. Timing Diagram for Data Write to AD9852
tDV
FIRST BIT
SECOND BIT
SDIO
SDO
SCLK
CS
SYMBOL
tDV
MAX
30ns
DEFINITION
DATA VALID TIME
00634-054
Figure 54. Timing Diagram for Read from AD9852
相关PDF资料 |
PDF描述 |
|---|---|
| AD9854ASTZ | IC DDS QUADRATURE CMOS 80-LQFP |
| AD9858BSVZ | IC DDS DAC 10BIT 1GSPS 100-TQFP |
| AD9859YSVZ-REEL7 | IC DDS DAC 10BIT 400MSPS 48TQFP |
| AD9880KSTZ-100 | IC INTERFACE/HDMI 100MHZ 100LQFP |
| AD9882KSTZ-140 | IC INTERFACE/DVI 100MHZ 100LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9852ASVZ | 制造商:Analog Devices 功能描述:IC DDS 300MHz TQFP-80 制造商:Analog Devices 功能描述:IC, DDS, 300MHz, TQFP-80 |
| AD9852ASVZ1 | 制造商:AD 制造商全称:Analog Devices 功能描述:CMOS 300 MSPS Complete DDS |
| AD9852BSVZ | 制造商:Analog Devices 功能描述: |
| AD9853 | 制造商:AD 制造商全称:Analog Devices 功能描述:Programmable Digital OPSK/16-QAM Modulator |
| AD9853-45PCB | 制造商:AD 制造商全称:Analog Devices 功能描述:Programmable Digital OPSK/16-QAM Modulator |
发布紧急采购，3分钟左右您将得到回复。