参数资料
型号: AD9974BBCZRL
厂商: Analog Devices Inc
文件页数: 18/52页
文件大小: 0K
描述: IC CCDSP DUAL 14BIT 100-CSPBGA
标准包装: 1
类型: CCD 信号处理器,14 位
输入类型: 逻辑
输出类型: 逻辑
接口: 3 线串口
电流 - 电源: 55mA
安装类型: 表面贴装
封装/外壳: 100-LFBGA,CSPBGA
供应商设备封装: 100-CSBGA(9x9)
包装: 标准包装
其它名称: AD9974BBCZRLDKR
AD9974
Rev. A | Page 25 of 52
COMPLETE FIELD—COMBINING H-PATTERNS
After the H-patterns are created, they combine to create different
readout fields. A field consists of up to nine different regions
determined by the SCP registers. Within each region, a different
H-pattern group can be selected up to a maximum of 32 groups.
Registers to control the H-patterns are located in the field registers.
Table 31 describes the field registers.
H-Pattern Selection
The H-patterns are stored in the HPAT memory, as described in
Table 20. The user decides how many H-pattern groups are
required, up to a maximum of 32, and then uses the HPAT_SEL
registers to select which H-pattern group is output in each
region of the field. Figure 34 shows how to use the HPAT_SEL
and SCP registers. The SCP registers create the line boundaries
for each region.
VD
REGION 0
FIELD SETTINGS:
1. SEQUENCE CHANGE POSITIONS (SCP0-8) DEFINE EACH OF THE NINE AVAILABLE REGIONS IN THE FIELD.
2. HPAT_SEL SELECTS THE DESIRED H-PATTERN FOR EACH REGION.
H-PATTERNS
HD
SCP 1
SCP 2
HPAT_SEL0
HPAT_SEL1
SCP3
HPAT_SEL2
SCP4
HPAT_SEL3
SCP5
HPAT_SEL4
SCP8
HPAT_SEL8
REGION 1
REGION 2
REGION 3
REGION 4
REGION 8
SCP 0
05
95
5-
03
4
Figure 34. Complete Field Divided into Regions
Table 14. Field Registers
Register
Length (Bits)
Range
Description
SCPx
13
0 to 8191 line number
Sequence change position for each region. Selects an individual line.
HPAT_SELx
5
0 to 31 H-patterns
Selected H-pattern for each region of the field.
CLPOB_POL
9
High/low
CLPOB start polarity settings for each region of the field.
CLPOB_PAT
9
0 to 9 patterns
CLPOB pattern selector for each region of the field.
CLPOBMASKSTARTx,
CLPOBMASKENDx
13
Number of lines
CLPOB mask positions for up to three masking configurations.
PBLK_POL
9
High/low
PBLK start polarity settings for each region of the field.
PBLK_PAT
9
0 to 9 patterns
PBLK pattern selector for each region of the field.
PBLKMASKSTARTx,
PBLKMASKENDx,
13
Number of lines
PBLK mask positions for up to three masking configurations.
相关PDF资料
PDF描述
AD9979BCPZRL IC PROCESSOR CCD 14BIT 48-LFCSP
AD9980KSTZ-95 IC INTERFACE 8BIT ANALOG 80LQFP
AD9981KSTZ-95 IC INTERFACE 10BIT ANALOG 80LQFP
AD9983AKSTZ-170 IC DISPLAY 8BIT 170MSPS 80LQFP
AD9985KSTZ-140 IC INTERFACE 8BIT 140MSPS 80LQFP
相关代理商/技术参数
参数描述
AD9975 制造商:AD 制造商全称:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End
AD9975ABST 制造商:AD 制造商全称:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End
AD9975ABSTEB 制造商:AD 制造商全称:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End
AD9975ABSTRL 制造商:AD 制造商全称:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End
AD9975BST 制造商:Analog Devices 功能描述:Mixed Signal Front End 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:10 BIT ANALOG FRONT END WITH HALF DUPLEX - Tape and Reel