参数资料
型号: AD9974BBCZRL
厂商: Analog Devices Inc
文件页数: 8/52页
文件大小: 0K
描述: IC CCDSP DUAL 14BIT 100-CSPBGA
标准包装: 1
类型: CCD 信号处理器,14 位
输入类型: 逻辑
输出类型: 逻辑
接口: 3 线串口
电流 - 电源: 55mA
安装类型: 表面贴装
封装/外壳: 100-LFBGA,CSPBGA
供应商设备封装: 100-CSBGA(9x9)
包装: 标准包装
其它名称: AD9974BBCZRLDKR
AD9974
Rev. A | Page 16 of 52
12
43
H1 TO H4 PROGRAMMABLE LOCATIONS:
1H1 RISING EDGE.
2H1 FALLING EDGE.
3H2 RISING EDGE.
4H2 FALLING EDGE.
H2, H4
H1, H3
0
59
55
-0
19
Figure 19. HCLK Mode 2 Operation
12
4
3
H1 TO H4 PROGRAMMABLE LOCATIONS:
1H1 RISING EDGE.
2H1 FALLING EDGE.
3H3 RISING EDGE.
4H3 FALLING EDGE.
H3
H1
H2
H4
05
95
5-
0
20
Figure 20. HCLK Mode 3 Operation
NOTES
1. ALL SIGNAL EDGES ARE FULLY PROGRAMMABLE TO ANY OF THE 64 POSITIONS WITHIN ONE PIXEL PERIOD.
TYPICAL POSITIONS FOR EACH SIGNAL ARE SHOWN. HCLK MODE 1 IS SHOWN.
2. CERTAIN POSITIONS SHOULD BE AVOIDED FOR EACH SIGNAL, SHOWN ABOVE AS INHIBIT REGIONS.
3. IF A SETTING IN THE INHIBIT REGION IS USED, AN UNSTABLE PIXEL SHIFT CAN OCCUR IN THE HBLK LOCATION OR AFE PIPELINE.
P[0]
CLI
RG
P[64] = P[0]
CCD
SIGNAL
P[32]
P[16]
P[48]
POSITION
H2
RGr[0]
RGf[16]
SHD
SHDLOC[0]
H1
H1r[0]
H1f[32]
tS1
SHP
SHPLOC[32]
DOUTPHASEP
DATAPHASEP[32]
tDOUTINH
tSHDINH
tSHPINH
05
95
5-
0
21
Figure 21. High Speed Timing Default Locations
相关PDF资料
PDF描述
AD9979BCPZRL IC PROCESSOR CCD 14BIT 48-LFCSP
AD9980KSTZ-95 IC INTERFACE 8BIT ANALOG 80LQFP
AD9981KSTZ-95 IC INTERFACE 10BIT ANALOG 80LQFP
AD9983AKSTZ-170 IC DISPLAY 8BIT 170MSPS 80LQFP
AD9985KSTZ-140 IC INTERFACE 8BIT 140MSPS 80LQFP
相关代理商/技术参数
参数描述
AD9975 制造商:AD 制造商全称:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End
AD9975ABST 制造商:AD 制造商全称:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End
AD9975ABSTEB 制造商:AD 制造商全称:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End
AD9975ABSTRL 制造商:AD 制造商全称:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End
AD9975BST 制造商:Analog Devices 功能描述:Mixed Signal Front End 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:10 BIT ANALOG FRONT END WITH HALF DUPLEX - Tape and Reel