参数资料
| 型号： | AD9974BBCZRL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 34/52页 |
| 文件大小： | 0K |
| 描述： | IC CCDSP DUAL 14BIT 100-CSPBGA |
| 标准包装： | 1 |
| 类型： | CCD 信号处理器，14 位 |
| 输入类型： | 逻辑 |
| 输出类型： | 逻辑 |
| 接口： | 3 线串口 |
| 电流 - 电源： | 55mA |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 100-LFBGA，CSPBGA |
| 供应商设备封装： | 100-CSBGA（9x9） |
| 包装： | 标准包装 |
| 其它名称： | AD9974BBCZRLDKR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页当前第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页
AD9974
Rev. A | Page 4 of 52
TIMING SPECIFICATIONS
X = A = B, CL = 20 pF, AVDD_X = DVDD_X = 1.8 V, fCLI = 65 MHz, unless otherwise noted.
Table 3.
Parameter
Min
Typ
Max
Unit
Comments
MASTER CLOCK (CLI)
See Figure 17
CLI Clock Period (tCONV)
15.38
ns
CLI High/Low Pulse Width (tADC)
6.9
7.7
8.9
ns
Delay from CLI Rising Edge to Internal Pixel Position 0 (tCLIDLY)
5
ns
AFE
SHP Rising Edge to SHD Rising Edge (tS1)
6.9
7.7
8.5
ns
See Figure 21
AFE Pipeline Delay
16
Cycles
See Figure 22
CLPOB Pulse Width (Programmable) (tCOB)1
2
20
Pixels
HD Pulse Width
tCONV
ns
VD Pulse Width
1 HD period
ns
SERIAL INTERFACE
See Figure 52
Maximum SCK Frequency (fSCLK)
40
MHz
SL to SCK Setup Time (tLS)
10
ns
SCK to SL Hold Time (tLH)
10
ns
SDATA Valid to SCK Rising Edge Setup (tDS)
10
ns
SCK Rising Edge to SDATA Valid Hold (tDH)
10
ns
H-COUNTER RESET SPECIFICATIONS
See Figure 49
HD Pulse Width
tCONV
ns
VD Pulse Width
1 HD period
ns
VD Falling Edge to HD Falling Edge(tVDHD)
0
VD period tCONV
ns
HD Falling Edge to CLI Rising Edge(tHDCLI)
3
tCONV 2
ns
CLI Rising Edge to SHPLOC (Internal Sample Edge) (tCLISHP)
3
tCONV 2
ns
TIMING CORE SETTING RESTRICTIONS
50
64/0
Edge location
Inhibited Region for SHP or SHD with Respect to H-Clocks
(See Figure 21)3, 4, 5, 6
RETIME = 0, MASK = 0 (tSHDINH)
H × NEGLOC 15
H × NEGLOC 0
Edge location
RETIME = 0, MASK = 1 (tSHDINH)
H × POSLOC 15
H × POSLOC 0
Edge location
RETIME = 1, MASK = 0 (tSHPINH)
H × NEGLOC 15
H × NEGLOC 0
Edge location
RETIME = 1, MASK = 1 (tSHPINH)
H × POSLOC 15
H × POSLOC 0
Edge location
Inhibited Region for DOUTPHASE Edge Location (tDOUTINH)
(See Figure 21)
SHDLOC + 0
SHDLOC + 15
Edge location
1 Minimum CLPOB pulse width is for functional operation only. Wider typical pulses are recommended to achieve good clamp performance.
2 Only applies to slave mode operation. The inhibited area for SHP is needed to meet the timing requirements for tCLISHP for proper H-counter reset operation.
3 When 0x34[2:0] HxBLKRETIME bits are enabled, the inhibit region for SHD location changes to inhibit region for SHP location.
4 When sequence register 0x09[23:21] HBLK masking registers are set to 0, the H-edge reference becomes H × NEGLOC.
5 The H-clock signals that have SHP/SHD inhibit regions depend on the HCLK mode: Mode 1 = H1, Mode 2 = H1, H2, and Mode 3 = H1, H3.
6 These specifications apply when H1POL, H2POL, RGPOL, and HLPOL are all set to 1 (default setting).
相关PDF资料 |
PDF描述 |
|---|---|
| AD9979BCPZRL | IC PROCESSOR CCD 14BIT 48-LFCSP |
| AD9980KSTZ-95 | IC INTERFACE 8BIT ANALOG 80LQFP |
| AD9981KSTZ-95 | IC INTERFACE 10BIT ANALOG 80LQFP |
| AD9983AKSTZ-170 | IC DISPLAY 8BIT 170MSPS 80LQFP |
| AD9985KSTZ-140 | IC INTERFACE 8BIT 140MSPS 80LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9975 | 制造商:AD 制造商全称:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End |
| AD9975ABST | 制造商:AD 制造商全称:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End |
| AD9975ABSTEB | 制造商:AD 制造商全称:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End |
| AD9975ABSTRL | 制造商:AD 制造商全称:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End |
| AD9975BST | 制造商:Analog Devices 功能描述:Mixed Signal Front End 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:10 BIT ANALOG FRONT END WITH HALF DUPLEX - Tape and Reel |
发布紧急采购，3分钟左右您将得到回复。