参数资料
| 型号： | AD9974BBCZRL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 52/52页 |
| 文件大小： | 0K |
| 描述： | IC CCDSP DUAL 14BIT 100-CSPBGA |
| 标准包装： | 1 |
| 类型： | CCD 信号处理器，14 位 |
| 输入类型： | 逻辑 |
| 输出类型： | 逻辑 |
| 接口： | 3 线串口 |
| 电流 - 电源： | 55mA |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 100-LFBGA，CSPBGA |
| 供应商设备封装： | 100-CSBGA（9x9） |
| 包装： | 标准包装 |
| 其它名称： | AD9974BBCZRLDKR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页当前第52页
AD9974
Rev. A | Page 9 of 52
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
1
A1 CORNER
INDEX AREA
23
45678
9 10
A
B
C
D
E
F
G
H
J
K
AD9974
TOP VIEW
(Not to Scale)
05
95
5-
0
03
Figure 3. Pin Configuration
Table 8. Pin Function Descriptions
Ball Location
Mnemonic
Type1
Description
B2
SL_A
DI
3-Wire Serial Load for Channel A.
C2
SDATA_A
DI
3-Wire Serial Data for Channel A.
D2
SCK_A
DI
3-Wire Serial Clock for Channel A.
C1
REFT_A
AO
Reference with Top Decoupling for Channel A. Decouple with 0.1 μF to AVSS_A.
D1
REFB_A
AO
Reference with Bottom Decoupling for Channel A. Decouple with 0.1 μF to AVSS_A.
A1
CCDINM_A
AI
Analog Input for Channel A Image Sensor Signal.
F4
H1_A
DO
CCD Horizontal Clock 1 for Channel A.
F3
H2_A
DO
CCD Horizontal Clock 2 for Channel A.
D4
H3_A
DO
CCD Horizontal Clock 3 for Channel A.
D3
H4_A
DO
CCD Horizontal Clock 4 for Channel A.
B4
RG_A
DO
CCD Reset Gate Clock for Channel A.
J2
DRVSS_A
P
Digital Driver Ground for Channel A.
K3
DRVDD_A
P
Digital Driver Supply for Channel A: 1.8 V or 3.0 V.
E3
HVSS_A
P
H1_A to H4_A Driver Ground for Channel A.
E4
HVDD_A
P
H1_A to H4_A Driver Supply for Channel A: 3.0 V.
C3
RGVSS_A
P
RG_A Driver Ground for Channel A.
C4
RGVDD_A
P
RG_A Driver Supply for Channel A: 3.0 V.
B3
IOVDD_A
P
Digital I/O Supply: 1.8 V or 3.0 V (HD, VD, SL, SCK, SDATA) and LDO Input (3.0 V Only)
When LDO Is Used.
A4
CLI_A
DI
Master Clock Input for Channel A.
B1
AVSS_A
P
Analog Ground for Channel A.
A2
CCDINP_A
AI
Analog Input for Channel A Image Sensor Signal.
F2
DVSS_A
P
Digital Ground for Channel A.
F1
DVDD_A
P
Digital Supply for Channel A: 1.8 V.
E2
VD_A
DI
Vertical Sync Pulse for Channel A.
E1
HD_A
DI
Horizontal Sync Pulse for Channel A.
B8
SL_B
DI
3-Wire Serial Load for Channel B.
C8
SDATA_B
DI
3-Wire Serial Data for Channel B.
A5
LDO_OUT_A
P
1.8 V LDO Output from Channel A.
A6
CCDINM_B
AI
Analog Input for Channel B Image Sensor Signal.
D8
SCK_B
DI
3-Wire Serial Clock for Channel B.
C7
REFT_B
AO
Reference with Top Decoupling for Channel B. Decouple with 0.1 μF to AVSS_B.
D7
REFB_B
AO
Reference with Bottom Decoupling for Channel B. Decouple with 0.1 μF to AVSS_B.
A7
CCDINP_B
AI
Analog Input for Channel B Image Sensor Signal.
F10
H1_B
DO
CCD Horizontal Clock 1 for Channel B.
F9
H2_B
DO
CCD Horizontal Clock 2 for Channel B.
相关PDF资料 |
PDF描述 |
|---|---|
| AD9979BCPZRL | IC PROCESSOR CCD 14BIT 48-LFCSP |
| AD9980KSTZ-95 | IC INTERFACE 8BIT ANALOG 80LQFP |
| AD9981KSTZ-95 | IC INTERFACE 10BIT ANALOG 80LQFP |
| AD9983AKSTZ-170 | IC DISPLAY 8BIT 170MSPS 80LQFP |
| AD9985KSTZ-140 | IC INTERFACE 8BIT 140MSPS 80LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9975 | 制造商:AD 制造商全称:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End |
| AD9975ABST | 制造商:AD 制造商全称:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End |
| AD9975ABSTEB | 制造商:AD 制造商全称:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End |
| AD9975ABSTRL | 制造商:AD 制造商全称:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End |
| AD9975BST | 制造商:Analog Devices 功能描述:Mixed Signal Front End 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:10 BIT ANALOG FRONT END WITH HALF DUPLEX - Tape and Reel |
发布紧急采购，3分钟左右您将得到回复。