- 您现在的位置：买卖IC网 > PDF目录2063 > ADAU1445YSVZ-3A-RL (Analog Devices Inc)IC SIGMADSP 175MHZ 100TQFP PDF资料下载
参数资料
| 型号： | ADAU1445YSVZ-3A-RL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 33/92页 |
| 文件大小： | 0K |
| 描述： | IC SIGMADSP 175MHZ 100TQFP |
| 标准包装： | 1,000 |
| 系列： | SigmaDSP® |
| 类型： | 音频处理器 |
| 应用： | 车载音频 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 100-TQFP 裸露焊盘 |
| 供应商设备封装： | 100-TQFP-EP（14x14） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页当前第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页
ADAU1445/ADAU1446
Rev. A | Page 39 of 92
LRCLKx
BCLKx
SDATA_INx
LRCLKx
BCLKx
SDATA_INx
BCLK POLARITY
0
76
96
-0
32
Figure 31. Serial Input BCLK Polarity
LR
L
R
LRCLKx
LRCLK POLARITY
07
69
6-
0
33
Figure 32. Serial Input LRCLK Polarity
Word Length Bits (Bits[7:6])
These bits set the word length of the input data to 16, 20, or
24 bits. If the input signal has more data bits than this word
length, the extra bits are truncated. The fourth setting is flexible
TDM. For more information, see the Serial Input Flexible TDM
Interface Modes section.
MSB Position Bits (Bits[5:3])
These bits set the position of the MSB in the data stream.
TDM Type (Bits[2:0])
These bits set the number of channels contained in the data
stream. The possible choices are TDM2 (stereo), TDM4, TDM8
or flexible TDM, TDM16, and packed TDM4 mode. For more
information on the packed TDM4 mode, see the Packed TDM4
Mode section. If the word length bits (Bits[7:6]) are set to 11 for
flexible TDM mode, then TDM type bits (Bits[2:0]) must also
be set for flexible TDM mode (that is, set to 010).
In master mode, the ADAU1445/ADAU1446 can generate
either an LRCLK clock signal (50% duty cycle) or an LRCLK
synchronization pulse at the specified frequency (fS,NORMAL, fS,DUAL,
or fS,QUAD). When a pulse is generated, its width is equal to one
single internal BCLK. Each channel requires 32 BCLK cycles
per LRCLK. Therefore, for TDM4, 128 BCLK cycles are required;
for TDM8, 256 BCLK cycles; for TDM16, 512 BCLK cycles; for
TDM2, 64 BCLK cycles (except when the LRCLK signal is a 50%
duty cycle signal (that is, not a pulse) or when it is running in
I2S or left-justified mode); and for packed TDM4, 64 BCLK cycles.
SERIAL OUTPUT PORTS
The serial output ports convert 16-, 20-, and 24-bit audio signals
coming from the audio processor to standard I2S and TDM signals
on the serial data outputs. They support TDM2, TDM4, TDM8,
and TDM16 time division multiplexing schemes and I2S, left-
justified, right-justified, and MSB delay-by-12 and delay-by-16
modes. Different clock polarities and multiple word lengths are
supported, as well as the capability to drive in master mode or
to be driven in slave mode.
The serial output ports are composed of up to nine clock domains
(Clock Domain 3 to Clock Domain 11) and up to nine serial
data signals (SDATA_IN0 to SDATA_IN8).
In slave mode, the nine serial output clock domains are driven
directly from the corresponding nine pairs of LRCLKx and
BCLKx pins on the IC. Three pairs of LRCLKx and BCLKx pins
(LRCLK[11:9] and BCLK[11:9]) are hardwired to Clock
Domains[11:9], which are serial outputs. The remaining six
pairs of LRCLKx and BCLKx pins (LRCLK[8:3] and
BCLK[8:3]) are multiplexed to Clock Domains[8:3] as either
inputs or outputs. The multiplexer can be set to use these
signals as output clock domains by writing to Bits[5:0] of the
clock pad multiplexer register (Address 0xE240) as explained in
Table 25. This configuration is also valid in master mode.
Table 25. Output Clock Domain Multiplexing
Clock Domain
Chip Pins
Register 0xE240 Setting
0
LRCLK9, BCLK9
N/A
1
LRCLK10, BCLK10
N/A
2
LRCLK11, BCLK11
N/A
3
LRCLK3, BCLK3
Set Bit 0 to 1
4
LRCLK4, BCLK4
Set Bit 1 to 1
5
LRCLK5, BCLK5
Set Bit 2 to 1
6
LRCLK6, BCLK6
Set Bit 3 to 1
7
LRCLK7, BCLK7
Set Bit 4 to 1
8
LRCLK8, BCLK8
Set Bit 5 to 1
Figure 33 shows in detail how the clocks are routed to and from
the serial output ports. For the assignable clock domains (Clock
Domains[8:3]), the clock pad multiplexer allows each clock
domain to be individually routed to either the serial input ports
or to the serial output ports. In slave mode, the clock domain
相关PDF资料 |
PDF描述 |
|---|---|
| ADAU1461WBCPZ-R7 | IC SIGMADSP 24BIT 96KHZ PLL 32 |
| ADAU1513ACPZ-RL7 | IC AMP AUDIO PWR 23W 48LFCSP |
| ADAU1590ACPZ-RL7 | IC AMP AUDIO PWR 48LFCSP |
| ADAU1592ACPZ | IC AMP AUDIO PWR 24W 48LFCSP |
| ADAU1701JSTZ-RL | IC AUDIO PROC 2ADC/4DAC 48-LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADAU1446EBZ | 制造商:Analog Devices 功能描述:SIGMADSP? DIGITAL AUDIO PROCESSOR WITH FLEXIBLE AUDIO - Bulk |
| ADAU1446YSTZ-3A | 功能描述:IC SIGMADSP 175MHZ 100LQFP RoHS:是 类别:集成电路 (IC) >> 线性 - 音频处理 系列:SigmaDSP® 其它有关文件:STA321 View All Specifications 标准包装:1 系列:Sound Terminal™ 类型:音频处理器 应用:数字音频 安装类型:表面贴装 封装/外壳:64-LQFP 裸露焊盘 供应商设备封装:64-LQFP EP（10x10） 包装:Digi-Reel® 其它名称:497-11050-6 |
| ADAU1446YSTZ-3A-RL | 功能描述:IC SIGMADSP 175MHZ 100LQFP RoHS:是 类别:集成电路 (IC) >> 线性 - 音频处理 系列:SigmaDSP® 其它有关文件:STA321 View All Specifications 标准包装:1 系列:Sound Terminal™ 类型:音频处理器 应用:数字音频 安装类型:表面贴装 封装/外壳:64-LQFP 裸露焊盘 供应商设备封装:64-LQFP EP（10x10） 包装:Digi-Reel® 其它名称:497-11050-6 |
| ADAU1450WBCPZ | 功能描述:IC AUDIO PROCESSOR 72LFCSP 制造商:analog devices inc. 系列:SigmaDSP? 包装:托盘 零件状态:有效 类型:Sigma 接口:I2C，SPI 时钟速率:147.456MHz 非易失性存储器:- 片载 RAM:64KB 电压 - I/O:3.3V 电压 - 内核:1.20V 工作温度:-40°C ~ 105°C（TA） 安装类型:表面贴装 封装/外壳:72-VFQFN 裸露焊盘，CSP 供应商器件封装:72-LFCSP-VQ（10x10） 标准包装:1 |
| ADAU1450WBCPZ-RL | 功能描述:IC AUDIO PROCESSOR 72LFCSP 制造商:analog devices inc. 系列:SigmaDSP? 包装:剪切带（CT） 零件状态:在售 类型:Sigma 接口:I2C，SPI 时钟速率:147.456MHz 非易失性存储器:- 片载 RAM:64KB 电压 - I/O:3.30V 电压 - 内核:1.20V 工作温度:-40°C ~ 105°C（TA） 安装类型:表面贴装 封装/外壳:72-VFQFN 裸露焊盘，CSP 供应商器件封装:72-LFCSP-VQ（10x10） 标准包装:1 |
发布紧急采购，3分钟左右您将得到回复。