参数资料
型号: ADAU1445YSVZ-3A-RL
厂商: Analog Devices Inc
文件页数: 63/92页
文件大小: 0K
描述: IC SIGMADSP 175MHZ 100TQFP
标准包装: 1,000
系列: SigmaDSP®
类型: 音频处理器
应用: 车载音频
安装类型: 表面贴装
封装/外壳: 100-TQFP 裸露焊盘
供应商设备封装: 100-TQFP-EP(14x14)
包装: 带卷 (TR)
ADAU1445/ADAU1446
Rev. A | Page 66 of 92
Enable S/PDIF to I2S Output Register (Address 0xE241)
This MP output is controlled by setting three bits in
Register 0xE241:
Table 62. Bit Descriptions of Register 0xE241
Bit Position
Description
Default
[15:3]
Reserved
[2]
Output mode
0
0 = I2S
1 = TDM
[1]
Group 2 enable
0
0 = Group 2 off
1 = Group 2 on
[0]
Group 1 enable
0
0 = Group 1 off
1 = Group 1 on
Bit 0 switches Group 1 on and off.
Bit 1 switches Group 2 on and off.
Bit 2 switches between I2S and TDM modes.
When S/PDIF to I2S mode is active, the pins described in Table 51
are used.
When TDM mode is active, Slot 0 and Slot 4 contain the audio
data, and Slot 1 contains the streamed block start, channel status,
user data, and validity bits (see Table 63). The bits are streamed
in real time and are synchronized to the audio data. Only the
seven MSBs of Slot 1 are used, as shown in Table 63. The corre-
sponding TDM format is shown in more detail in Figure 54.
Table 63. Function of Decoded Bits in Figure 54
The S/PDIF receiver can be set to send the stereo audio stream
and the auxiliary S/PDIF bits in I2S or TDM format on eight of
the 12 MP pins. The eight outputs are divided into two groups:
Group 1 converts S/PDIF to I2S (LRCLK, BCLK, and SDATA
signals), and Group 2 decodes the channel status and user data
bits (virtual LRCLK, user data, channel status, validity bit, and
block start signal).
Bit Position
Description
[31]
Block start (high for first 16 samples)
[30]
Channel status of right channel
[29]
Channel status of left channel
[28]
User data bit, right channel
[27]
User data bit, left channel
[26]
Validity bit, right channel
[25]
Validity bit, left channel
[24:0]
Not used
FRAME
LRCLKx
0123
4567
LEFT AUDIO
RIGHT AUDIO
DECODE BITS
01
24 BITS: LEFT AUDIO
7 DECODED
BITS
4
24 BITS: RIGHT AUDIO
07
69
6-
0
5
Figure 54. S/PDIF TDM Signal
相关PDF资料
PDF描述
ADAU1461WBCPZ-R7 IC SIGMADSP 24BIT 96KHZ PLL 32
ADAU1513ACPZ-RL7 IC AMP AUDIO PWR 23W 48LFCSP
ADAU1590ACPZ-RL7 IC AMP AUDIO PWR 48LFCSP
ADAU1592ACPZ IC AMP AUDIO PWR 24W 48LFCSP
ADAU1701JSTZ-RL IC AUDIO PROC 2ADC/4DAC 48-LQFP
相关代理商/技术参数
参数描述
ADAU1446EBZ 制造商:Analog Devices 功能描述:SIGMADSP? DIGITAL AUDIO PROCESSOR WITH FLEXIBLE AUDIO - Bulk
ADAU1446YSTZ-3A 功能描述:IC SIGMADSP 175MHZ 100LQFP RoHS:是 类别:集成电路 (IC) >> 线性 - 音频处理 系列:SigmaDSP® 其它有关文件:STA321 View All Specifications 标准包装:1 系列:Sound Terminal™ 类型:音频处理器 应用:数字音频 安装类型:表面贴装 封装/外壳:64-LQFP 裸露焊盘 供应商设备封装:64-LQFP EP(10x10) 包装:Digi-Reel® 其它名称:497-11050-6
ADAU1446YSTZ-3A-RL 功能描述:IC SIGMADSP 175MHZ 100LQFP RoHS:是 类别:集成电路 (IC) >> 线性 - 音频处理 系列:SigmaDSP® 其它有关文件:STA321 View All Specifications 标准包装:1 系列:Sound Terminal™ 类型:音频处理器 应用:数字音频 安装类型:表面贴装 封装/外壳:64-LQFP 裸露焊盘 供应商设备封装:64-LQFP EP(10x10) 包装:Digi-Reel® 其它名称:497-11050-6
ADAU1450WBCPZ 功能描述:IC AUDIO PROCESSOR 72LFCSP 制造商:analog devices inc. 系列:SigmaDSP? 包装:托盘 零件状态:有效 类型:Sigma 接口:I2C,SPI 时钟速率:147.456MHz 非易失性存储器:- 片载 RAM:64KB 电压 - I/O:3.3V 电压 - 内核:1.20V 工作温度:-40°C ~ 105°C(TA) 安装类型:表面贴装 封装/外壳:72-VFQFN 裸露焊盘,CSP 供应商器件封装:72-LFCSP-VQ(10x10) 标准包装:1
ADAU1450WBCPZ-RL 功能描述:IC AUDIO PROCESSOR 72LFCSP 制造商:analog devices inc. 系列:SigmaDSP? 包装:剪切带(CT) 零件状态:在售 类型:Sigma 接口:I2C,SPI 时钟速率:147.456MHz 非易失性存储器:- 片载 RAM:64KB 电压 - I/O:3.30V 电压 - 内核:1.20V 工作温度:-40°C ~ 105°C(TA) 安装类型:表面贴装 封装/外壳:72-VFQFN 裸露焊盘,CSP 供应商器件封装:72-LFCSP-VQ(10x10) 标准包装:1