参数资料
型号: ADAU1445YSVZ-3A-RL
厂商: Analog Devices Inc
文件页数: 56/92页
文件大小: 0K
描述: IC SIGMADSP 175MHZ 100TQFP
标准包装: 1,000
系列: SigmaDSP®
类型: 音频处理器
应用: 车载音频
安装类型: 表面贴装
封装/外壳: 100-TQFP 裸露焊盘
供应商设备封装: 100-TQFP-EP(14x14)
包装: 带卷 (TR)
ADAU1445/ADAU1446
Rev. A | Page 6 of 92
DIGITAL TIMING SPECIFICATIONS
TA = 40°C to +105°C, DVDD = 1.8 V, IOVDD = 3.3 V.
Table 2.
Parameter1
Min
Max
Unit
Description
MASTER CLOCK
fMP
2.822
24.576
MHz
Master clock (MCLK) frequency. See the Master Clock and PLL section.
tMP
40.69
354.36
ns
Master clock (MCLK) period. See the
tMD
25
75
%
Master clock (MCLK) duty cycle.
CLKOUT Jitter
250
ps
Cycle-to-cycle rms average.
CORE CLOCK
fCORE
172.032
MHz
DSP core clock frequency.
SERIAL PORT
fBCLK
24.576
MHz
BCLK frequency.
tBCLK
40.69
ns
BCLK period.
tBIL
30
ns
BCLKx low pulse width, slave mode.
tBIH
30
ns
BCLKx high pulse width, slave mode.
tLIS
20
ns
LRCLKx setup to BCLKx input rising edge, slave mode.
tLIH
20
ns
LRCLKx hold from BCLKx input rising edge, slave mode.
tSIS
10
ns
SDATA_INx setup to BCLKx input rising edge.
tSIH
10
ns
SDATA_INx hold from BCLKx input rising edge.
tTS
5
ns
BCLKx output falling edge to LRCLKx output timing skew.
tSODS
30
ns
SDATA_OUTx delay in slave mode from BCLKx output falling edge.
tSODM
30
ns
SDATA_OUTx delay in master mode from BCLKx output falling edge.
SPI PORT
fCCLK write
32
MHz
CCLK frequency.2
fCCLK read
16
MHz
CCLK frequency.2
tCCPL
20
ns
CCLK pulse width low.
tCCPH
20
ns
CCLK pulse width high.
tCLS
0
ns
CLATCH setup to CCLK rising edge.
tCLH
35
ns
CLATCH hold from CCLK rising edge.
tCLPH
20
ns
CLATCH pulse width high.
tCLDLY
20
ns
Minimum delay between CLATCH low pulses.
tCDS
0
ns
CDATA setup to CCLK rising edge.
tCDH
35
ns
CDATA hold from CCLK rising edge.
tCOV
40
ns
COUT valid output delay from CCLK falling edge.
I2C PORT
fSCL
400
kHz
SCL clock frequency.
tSCLH
0.6
μs
SCL pulse width high.
tSCLL
1.3
μs
SCL pulse width low.
tSCS
0.6
μs
Start and repeated start condition setup time.
tSCH
0.6
μs
Start condition hold time.
tDS
100
ns
Data setup time.
tDH
0.9
μs
Data hold time.
tSCLR
300
ns
SCL rise time.
tSCLF
300
ns
SCL fall time.
tSDR
300
ns
SDA rise time.
tSDF
300
ns
SDA fall time.
tBFT
1.3
μs
Bus-free time between stop and start.
MULTIPURPOSE PINS AND RESET
fMP
fS/2
Hz
MPx maximum switching rate.
tMPIL
1.5 × 1/fS,NORMAL
μs
MPx pin input latency until high/low value is read by core. Guaranteed by
design.
tRLPW
10
ns
RESET low pulse width.
1 All timing specifications are given for the default (I2S) states of the serial audio input ports and the serial audio output ports (see Table 24 and Table 28).
2 Maximum SPI CCLK clock frequency is dependent on current drive strength and capacitive loads on the circuit board.
相关PDF资料
PDF描述
ADAU1461WBCPZ-R7 IC SIGMADSP 24BIT 96KHZ PLL 32
ADAU1513ACPZ-RL7 IC AMP AUDIO PWR 23W 48LFCSP
ADAU1590ACPZ-RL7 IC AMP AUDIO PWR 48LFCSP
ADAU1592ACPZ IC AMP AUDIO PWR 24W 48LFCSP
ADAU1701JSTZ-RL IC AUDIO PROC 2ADC/4DAC 48-LQFP
相关代理商/技术参数
参数描述
ADAU1446EBZ 制造商:Analog Devices 功能描述:SIGMADSP? DIGITAL AUDIO PROCESSOR WITH FLEXIBLE AUDIO - Bulk
ADAU1446YSTZ-3A 功能描述:IC SIGMADSP 175MHZ 100LQFP RoHS:是 类别:集成电路 (IC) >> 线性 - 音频处理 系列:SigmaDSP® 其它有关文件:STA321 View All Specifications 标准包装:1 系列:Sound Terminal™ 类型:音频处理器 应用:数字音频 安装类型:表面贴装 封装/外壳:64-LQFP 裸露焊盘 供应商设备封装:64-LQFP EP(10x10) 包装:Digi-Reel® 其它名称:497-11050-6
ADAU1446YSTZ-3A-RL 功能描述:IC SIGMADSP 175MHZ 100LQFP RoHS:是 类别:集成电路 (IC) >> 线性 - 音频处理 系列:SigmaDSP® 其它有关文件:STA321 View All Specifications 标准包装:1 系列:Sound Terminal™ 类型:音频处理器 应用:数字音频 安装类型:表面贴装 封装/外壳:64-LQFP 裸露焊盘 供应商设备封装:64-LQFP EP(10x10) 包装:Digi-Reel® 其它名称:497-11050-6
ADAU1450WBCPZ 功能描述:IC AUDIO PROCESSOR 72LFCSP 制造商:analog devices inc. 系列:SigmaDSP? 包装:托盘 零件状态:有效 类型:Sigma 接口:I2C,SPI 时钟速率:147.456MHz 非易失性存储器:- 片载 RAM:64KB 电压 - I/O:3.3V 电压 - 内核:1.20V 工作温度:-40°C ~ 105°C(TA) 安装类型:表面贴装 封装/外壳:72-VFQFN 裸露焊盘,CSP 供应商器件封装:72-LFCSP-VQ(10x10) 标准包装:1
ADAU1450WBCPZ-RL 功能描述:IC AUDIO PROCESSOR 72LFCSP 制造商:analog devices inc. 系列:SigmaDSP? 包装:剪切带(CT) 零件状态:在售 类型:Sigma 接口:I2C,SPI 时钟速率:147.456MHz 非易失性存储器:- 片载 RAM:64KB 电压 - I/O:3.30V 电压 - 内核:1.20V 工作温度:-40°C ~ 105°C(TA) 安装类型:表面贴装 封装/外壳:72-VFQFN 裸露焊盘,CSP 供应商器件封装:72-LFCSP-VQ(10x10) 标准包装:1