参数资料
| 型号： | ADE7116ASTZF8 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 58/152页 |
| 文件大小： | 0K |
| 描述： | IC ENERGY METER 64-LQFP |
| 产品变化通告： | Product Discontinuance 27/Oct/2011 |
| 标准包装： | 160 |
| 输入阻抗： | 770 千欧 |
| 测量误差： | 0.1% |
| 电压 - 高输入/输出： | 2V |
| 电压 - 低输入/输出： | 0.8V |
| 电流 - 电源： | 4mA |
| 电源电压： | 2.4 V ~ 3.7 V |
| 测量仪表类型： | 单相 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-LQFP |
| 供应商设备封装： | 64-LQFP（10x10） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页当前第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页
ADE7116/ADE7156/ADE7166/ADE7169/ADE7566/ADE7569
Line Voltage SAG Detection
In addition to detection of the loss of the line voltage signal
(zero crossing), the ADE7116/ADE7156/ADE7166/ADE7169/
ADE7566/ADE7569 can also be programmed to detect when
the absolute value of the line voltage drops below a certain peak
value for a number of line cycles. This condition is illustrated in
Figure 57.
V 2
VPKLVL[15:0]
PKV RESET
LOW WHEN
MIRQSTH SFR
IS READ
FULL SCALE
VOLTAGE CHANNEL
PKV INTERRUPT
FLAG
SAGLVL [15:0]
RESET BIT PKV
IN MIRQSTH SFR
Figure 58. Peak Level Detection
SAG FLAG
SAGCYC [7:0] = 0x04
3 LINE CYCLES
SAG RESET LOW
WHEN VOLTAGE
CHANNEL EXCEEDS
SAGLVL [15:0] AND
SAG FLAG RESET
Figure 58 shows a line voltage exceeding a threshold that is set
in the voltage peak register (VPKLVL, Address 0x16). The voltage
peak event is recorded by setting the PKV flag in the Interrupt
Status 3 SFR (MIRQSTH, Address 0xDE). If the PKV enable bit
Figure 57. SAG Detection
Figure 57 shows the line voltage falling below a threshold that is
set in the SAG level register (SAGLVL[15:0], Address 0x14) for
three line cycles. The quantities 0 and 1 are not valid for the
SAGCYC register, and the contents represent one more than the
desired number of full line cycles. For example, when the SAG
cycle (SAGCYC[7:0], Address 0x13) contains 0x04, FSAG (Bit 5) in
the power management interrupt flag SFR (IPSMF, Address 0xF8)
is set at the end of the third line cycle after the line voltage falls
below the threshold. If the SAG enable bit (ESAG, Bit 5) in the
power management interrupt enable SFR (IPSME, Address 0xEC)
is set, the 8052 core has a pending power supply management
interrupt. The PSM interrupt stays active until the ESAG bit is
cleared (see the Power Supply Management (PSM) Interrupt
section).
In Figure 57, the SAG flag (FSAG) is set on the fifth line cycle
after the signal on the voltage channel first dropped below the
threshold level.
SAG Level Set
The 2-byte contents of the SAG level register (SAGLVL, Address
0x14) are compared to the absolute value of the output from LPF1.
Therefore, when LPF1 is enabled, writing 0x2038 to the SAG
level register puts the SAG detection level at full scale (see
Figure 57). Writing 0x00 or 0x01 puts the SAG detection level at
0. The SAG level register is compared to the input of the ZX
detection, and detection is made when the ZX input falls below
the contents of the SAG level register.
Peak Detection
The ADE7116/ADE7156/ADE7166/ADE7169/ADE7566/
ADE7569 can also be programmed to detect when the absolute
value of the voltage or current channel exceeds a specified peak
value. Figure 58 illustrates the behavior of the peak detection
for the voltage channel. Both voltage and current channels are
monitored at the same time.
(Bit 3) is set in the Interrupt Enable 3 SFR (MIRQENH, Address
0xDB), the 8052 core has a pending ADE interrupt. Similarly,
the current peak event is recorded by setting the PKI flag (Bit 4)
in the Interrupt Status 3 SFR (MIRQSTH, Address 0xDE). The
ADE interrupt stays active until the PKV or PKI status bit is
cleared (see the Energy Measurement Interrupts section).
Peak Level Set
The contents of the VPKLVL (Address 0x16) and IPKLVL
(Address 0x15) registers are compared to the absolute value of the
voltage and 2 MSBs of the current channel, respectively. Thus, for
example, the nominal maximum code from the current channel
ADC with a full-scale signal is 0x28F5C2 (see the Current
Channel ADC section). Therefore, writing 0x28F5 to the IPKLVL
register puts the current channel peak detection level at full
scale and sets the current peak detection to its least sensitive
value. Writing 0x00 puts the current channel detection level at 0.
The detection is done by comparing the contents of the IPKLVL
register to the incoming current channel sample. The PKI flag
indicates that the peak level is exceeded. If the PKI or PKV bit is set
in the Interrupt Enable 3 SFR (MIRQENH, Address 0xDB), the
8052 core has a pending ADE interrupt.
Peak Level Record
Each ADE7116/ADE7156/ADE7166/ADE7169/ADE7566/
ADE7569 records the maximum absolute value reached by the
current and voltage channels in two different registers, IPEAK
(Address 0x17) and VPEAK (Address 0x19), respectively. Each
register is a 24-bit unsigned register that is updated each time the
absolute value of the waveform sample from the corresponding
channel is above the value stored in the IPEAK or VPEAK
register. The contents of the VPEAK register correspond to the
maximum absolute value observed on the voltage channel input.
The contents of IPEAK and VPEAK represent the maximum
absolute value observed on the current and voltage input,
respectively. Reading the RSTIPEAK (Address 0x18) and
RSTVPEAK (Address 0x1A) registers clears their respective
contents after the read operation.
Rev. B | Page 58 of 1 5 2
相关PDF资料 |
PDF描述 |
|---|---|
| ADE5166ASTZF62-RL | IC METER/8052/RTC/LCD DRV 64LQFP |
| ADE5166ASTZF62 | IC METER/8052/RTC/LCD DRV 64LQFP |
| NCP699SN28T1G | IC REG LDO 2.8V 240MA 5TSOP |
| RSC50DRYN-S13 | CONN EDGECARD 100POS .100 EXTEND |
| LFEC3E-4QN208I | IC FPGA 3.1KLUTS 208PQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADE7116ASTZF8-RL | 功能描述:IC ENERGY METER 64-LQFP RoHS:是 类别:集成电路 (IC) >> PMIC - 能量测量 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:* |
| ADE7156ASTZF16 | 功能描述:IC ENERGY METER 64-LQFP RoHS:是 类别:集成电路 (IC) >> PMIC - 能量测量 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:* |
| ADE7156ASTZF16-RL | 功能描述:IC ENERGY METER 64-LQFP RoHS:是 类别:集成电路 (IC) >> PMIC - 能量测量 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:* |
| ADE7156ASTZF8 | 功能描述:IC ENERGY METER 64-LQFP RoHS:是 类别:集成电路 (IC) >> PMIC - 能量测量 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:* |
| ADE7156ASTZF8-RL | 功能描述:IC ENERGY METER 64-LQFP RoHS:是 类别:集成电路 (IC) >> PMIC - 能量测量 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:* |
发布紧急采购，3分钟左右您将得到回复。