参数资料
型号: ADE7116ASTZF8
厂商: Analog Devices Inc
文件页数: 74/152页
文件大小: 0K
描述: IC ENERGY METER 64-LQFP
产品变化通告: Product Discontinuance 27/Oct/2011
标准包装: 160
输入阻抗: 770 千欧
测量误差: 0.1%
电压 - 高输入/输出: 2V
电压 - 低输入/输出: 0.8V
电流 - 电源: 4mA
电源电压: 2.4 V ~ 3.7 V
测量仪表类型: 单相
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 64-LQFP
供应商设备封装: 64-LQFP(10x10)
包装: 托盘
ADE7116/ADE7156/ADE7166/ADE7169/ADE7566/ADE7569
Apparent Energy Pulse Output
All the ADE7116/ADE7156/ADE7166/ADE7169/ADE7566/
ADE7569 circuitry has a pulse output whose frequency is
proportional to apparent power (see the Energy-to-Frequency
Conversion section). This pulse frequency output uses the
calibrated signal after VAGAIN. This output can also be used to
output a pulse whose frequency is proportional to I rms . The pulse
output is active low and should preferably be connected to an
LED, as shown in Figure 80.
Line Apparent Energy Accumulation
The ADE7116/ADE7156/ADE7166/ADE7169/ADE7566/
ADE7569 are designed with a special apparent energy
accumulation mode that simplifies the calibration process. By
using the on-chip, zero-crossing detection, the ADE7116/
ADE7156/ADE7166/ADE7169/ADE7566/ADE7569
accumulate the apparent power signal in the LVAHR register
(Address 0x09) for an integral number of half cycles, as shown in
Figure 78. The line apparent energy accumulation mode is
always active.
The number of half-line cycles is specified in the LINCYC
register (Address 0x12), which is an unsigned 16-bit register.
The ADE7116/ADE7156/ADE7166/ADE7169/ADE7566/
ADE7569 can accumulate apparent power for up to 65,535
combined half cycles. Because the apparent power is integrated
on the same integral number of line cycles as the line active
register and reactive energy register, these values can easily be
compared. The energies are calculated more accurately because
of this precise timing control and provide all the information
needed for reactive power and power factor calculation.
At the end of an energy calibration cycle, the CYCEND flag (Bit 2)
in the Interrupt Status 3 SFR (MIRQSTH, Address 0xDE) is set.
If the CYCEND enable bit (Bit 2) in the Interrupt Enable 3 SFR
(MIRQENH, Address 0xDB) is enabled, the 8052 core has a
pending ADE interrupt.
As for LWATTHR, when a new half-line cycle is written
in the LINCYC register (Address 0x12), the LVAHR register
(Address 0x09) is reset and a new accumulation starts at the next
zero crossing. The number of half-line cycles is then counted until
LINCYC is reached.
This implementation provides a valid measurement at the first
CYCEND interrupt after writing to the LINCYC register.
The line apparent energy accumulation uses the same signal
path as the apparent energy accumulation. The LSB size of these
two registers is equivalent.
Apparent Power No Load Detection
The ADE7116/ADE7156/ADE7166/ADE7169/ADE7566/
ADE7569 include a no load threshold feature on the apparent
power that eliminates any creep effects in the meter. The ADE7116/
ADE7156/ADE7166/ADE7169/ADE7566/ADE7569 accomplish
this by not accumulating energy if the multiplier output is below
the no load threshold. When the apparent power is below the
no load threshold, the VANOLOAD flag (Bit 2) in the Interrupt
Status 1 SFR (MIRQSTL, Address 0xDC) is set. If the VANOLOAD
bit (Bit 2) is set in the Interrupt Enable 1 SFR (MIRQENL,
Address 0xD9), the 8052 core has a pending ADE interrupt.
The ADE interrupt stays active until the APNOLOAD status bit
is cleared (see the Energy Measurement Interrupts section).
The no load threshold level is selectable by setting the
VANOLOAD bits (Bits[5:4]) in the NLMODE register (Address
0x0E). Setting these bits to 0b00 disables the no load detection,
and setting them to 0b01, 0b10, or 0b11 sets the no load
detection threshold to 0.030%, 0.015%, and 0.0075% of the full-
scale output frequency of the multiplier, respectively.
This no load threshold can also be applied to the I rms pulse
output when selected. In this case, the level of no load threshold
is the same as for the apparent energy.
AMPERE-HOUR ACCUMULATION
In a tampering situation where no voltage is available to the energy
meter, the ADE7116/ADE7156/ADE7166/ADE7169/ADE7566/
ADE7569 are capable of accumulating the ampere-hour instead of
apparent power into the VAHR, RVAHR, and LVAHR. When the
VARMSCFCON bit (Bit 3) of the MODE2 register (Address 0x0C)
is set, the VAHR, RVAHR, and LVAHR, and the input for the
digital-to-frequency converter accumulate I rms instead of apparent
power. All the signal processing and calibration registers
available for apparent power and energy accumulation remain
the same when ampere-hour accumulation is selected. However,
the scaling difference between I rms and apparent power requires
independent values for gain calibration in the VAGAIN
(Address 0x1F), VADIV (Address 0x26), CFxNUM (Address
0x27 and Address 0x29), and CFxDEN (Address 0x28 and
Address 0x2A) registers.
Rev. B | Page 74 of 152
相关PDF资料
PDF描述
ADE5166ASTZF62-RL IC METER/8052/RTC/LCD DRV 64LQFP
ADE5166ASTZF62 IC METER/8052/RTC/LCD DRV 64LQFP
NCP699SN28T1G IC REG LDO 2.8V 240MA 5TSOP
RSC50DRYN-S13 CONN EDGECARD 100POS .100 EXTEND
LFEC3E-4QN208I IC FPGA 3.1KLUTS 208PQFP
相关代理商/技术参数
参数描述
ADE7116ASTZF8-RL 功能描述:IC ENERGY METER 64-LQFP RoHS:是 类别:集成电路 (IC) >> PMIC - 能量测量 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:*
ADE7156ASTZF16 功能描述:IC ENERGY METER 64-LQFP RoHS:是 类别:集成电路 (IC) >> PMIC - 能量测量 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:*
ADE7156ASTZF16-RL 功能描述:IC ENERGY METER 64-LQFP RoHS:是 类别:集成电路 (IC) >> PMIC - 能量测量 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:*
ADE7156ASTZF8 功能描述:IC ENERGY METER 64-LQFP RoHS:是 类别:集成电路 (IC) >> PMIC - 能量测量 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:*
ADE7156ASTZF8-RL 功能描述:IC ENERGY METER 64-LQFP RoHS:是 类别:集成电路 (IC) >> PMIC - 能量测量 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:*