参数资料
| 型号： | ADE7116ASTZF8 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 73/152页 |
| 文件大小： | 0K |
| 描述： | IC ENERGY METER 64-LQFP |
| 产品变化通告： | Product Discontinuance 27/Oct/2011 |
| 标准包装： | 160 |
| 输入阻抗： | 770 千欧 |
| 测量误差： | 0.1% |
| 电压 - 高输入/输出： | 2V |
| 电压 - 低输入/输出： | 0.8V |
| 电流 - 电源： | 4mA |
| 电源电压： | 2.4 V ~ 3.7 V |
| 测量仪表类型： | 单相 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-LQFP |
| 供应商设备封装： | 64-LQFP（10x10） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页当前第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页
ADE7116/ADE7156/ADE7166/ADE7169/ADE7566/ADE7569
APPARENT ENERGY CALCULATION
The apparent energy is given as the integral of the apparent power.
provided to read the apparent energy. This register is reset to 0
after a read operation.
Apparent Energy = ∫ Apparent Power ( t ) dt
(33)
Note that the apparent energy register is unsigned. By setting the
VAEHF bit (Bit 2) and the VAEOF bit (Bit 5) in the Interrupt
Apparent Energy = lim ? ∑ Apparent Power ( nT ) × T ? (34)
? n = 0 ?
The ADE7116/ADE7156/ADE7166/ADE7169/ADE7566/
ADE7569 achieve the integration of the apparent power signal
by continuously accumulating the apparent power signal in an
internal 48-bit register. The apparent energy register
(VAHR[23:0], Address 0x07) represents the upper 24 bits of this
internal register. This discrete time accumulation or summation
is equivalent to integration in continuous time. Equation 34
expresses the relationship.
? ∞ ?
T → 0
where:
n is the discrete time sample number.
T is the sample period.
The discrete time sample period (T) for the accumulation
register in the ADE7116/ADE7156/ADE7166/ADE7169/
ADE7566/ADE7569 is 1.22 μs (5/MCLK).
Figure 77 shows this discrete time integration or accumulation.
The apparent power signal is continuously added to the internal
Enable 2 SFR (MIRQENM, Address 0xDA), the device can be
configured to issue an ADE interrupt to the 8052 core when the
apparent energy register is half-full or when an overflow occurs.
The half-full interrupt for the unsigned apparent energy register
is based on 24 bits as opposed to 23 bits for the signed active
energy register.
Integration Time Under Steady Load: Apparent Energy
As mentioned in the Apparent Energy Calculation section, the
discrete time sample period (T) for the accumulation register is
1.22 μs (5/MCLK). With full-scale sinusoidal signals on the
analog inputs and the VAGAIN register (Address 0x1F) set to
0x000, the average word value from the apparent power stage is
0x1A36E2 (see the Apparent Power Calculation section). The
maximum value that can be stored in the apparent energy
register before it overflows is 2 24 or 0xFF,FFFF. The average
word value is added to the internal register, which can store 2 48
or 0xFFFF,FFFF,FFFF before it overflows. Therefore, the
integration time under these conditions with VADIV = 0 is
calculated as follows:
register. This addition is a signed addition even if the apparent
energy theoretically remains positive.
The 49 bits of the internal register are divided by VADIV. If the
Time =
0xFFFF, FFFF, FFFF
0xD055
× 1 . 22 μ s = 199 sec = 3 . 33 min
(35)
value in the VADIV register (Address 0x26) is 0, the internal
apparent energy register is divided by 1. VADIV is an 8-bit,
unsigned register. The upper 24 bits are then written in the
24-bit apparent energy register (VAHR[23:0], Address 0x07).
The RVAHR register (Address 0x08), which is 24 bits long, is
When VADIV is set to a value different from 0, the integration
time varies, as shown in Equation 36.
Time = Time WDIV = 0 × VADIV (36)
23
VAHR[23:0]
0
48
VADIV
%
0
APPARENT POWER
or
I rms
+
+
48
0
T
APPARENT
POWER SIGNAL = P
APPARENT POWER OR I rms IS
ACCUMULATED (INTEGRATED)
IN THE APPARENT ENERGY
REGISTER
TIME (nT)
Figure 77. Apparent Energy Calculation
Rev. B | Page 73 of 152
相关PDF资料 |
PDF描述 |
|---|---|
| ADE5166ASTZF62-RL | IC METER/8052/RTC/LCD DRV 64LQFP |
| ADE5166ASTZF62 | IC METER/8052/RTC/LCD DRV 64LQFP |
| NCP699SN28T1G | IC REG LDO 2.8V 240MA 5TSOP |
| RSC50DRYN-S13 | CONN EDGECARD 100POS .100 EXTEND |
| LFEC3E-4QN208I | IC FPGA 3.1KLUTS 208PQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADE7116ASTZF8-RL | 功能描述:IC ENERGY METER 64-LQFP RoHS:是 类别:集成电路 (IC) >> PMIC - 能量测量 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:* |
| ADE7156ASTZF16 | 功能描述:IC ENERGY METER 64-LQFP RoHS:是 类别:集成电路 (IC) >> PMIC - 能量测量 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:* |
| ADE7156ASTZF16-RL | 功能描述:IC ENERGY METER 64-LQFP RoHS:是 类别:集成电路 (IC) >> PMIC - 能量测量 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:* |
| ADE7156ASTZF8 | 功能描述:IC ENERGY METER 64-LQFP RoHS:是 类别:集成电路 (IC) >> PMIC - 能量测量 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:* |
| ADE7156ASTZF8-RL | 功能描述:IC ENERGY METER 64-LQFP RoHS:是 类别:集成电路 (IC) >> PMIC - 能量测量 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:* |
发布紧急采购，3分钟左右您将得到回复。