参数资料
型号: ADN2818ACPZ-RL7
厂商: Analog Devices Inc
文件页数: 36/40页
文件大小: 0K
描述: IC CLOCK/DATA RECOVERY 32-LFCSP
标准包装: 1,500
类型: 时钟和数据恢复(CDR),多路复用器
PLL:
主要目的: SONET/SDH
输入: CML
输出: CML
电路数: 1
比率 - 输入:输出: 1:2
差分 - 输入:输出: 是/是
频率 - 最大: 2.7GHz
电源电压: 3 V ~ 3.6 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 32-VFQFN 裸露焊盘,CSP
供应商设备封装: 32-LFCSP-VQ(5x5)
包装: 带卷 (TR)
Data Sheet
ADN2817/ADN2818
Rev. E | Page 5 of 40
Parameter
Conditions
Min
Typ
Max
Unit
POWER SUPPLY
Voltage
3.0
3.3
3.6
V
Current
ADN2817
210
247
mA
ADN2818
180
217
mA
OPERATING TEMPERATURE RANGE
40
+85
°C
1
PIN and NIN should be differentially driven and ac-coupled for optimum sensitivity.
2
When ac-coupled, the LOS assert and deassert time is dominated by the RC time constant of the ac coupling capacitor and the 50 input termination of the ADN2817
input stage.
JITTER SPECIFICATIONS
TA = TMIN to TMAX, VCC = VMIN to VMAX, VEE = 0 V, CF = 0.47 μF, SLICEP = SLICEN = VEE, input data pattern: PRBS 223 1,
unless otherwise noted.
Table 2.
Parameter
Conditions
Min
Typ
Max
Unit
PHASE-LOCKED LOOP CHARACTERISTICS
Jitter Transfer Bandwidth
OC-48
548
839
kHz
OC-12
93
137
kHz
OC-3
30
40
kHz
Jitter Peaking
OC-48
0
0.03
dB
OC-12
0
0.03
dB
OC-3
0
0.03
dB
Jitter Generation
OC-48
12 kHz to 20 MHz
0.001
0.003
UI rms
0.02
0.046
UI p-p
OC-12
12 kHz to 5 MHz
0.001
0.004
UI rms
0.01
0.036
UI p-p
OC-3
12 kHz to 1.3 MHz
0.001
0.004
UI rms
0.01
0.023
UI p-p
Jitter Tolerance
223 1 PRBS
OC-48
600 Hz1
92.0
UI p-p
6 kHz1
20.0
UI p-p
100 kHz
7.0
UI p-p
1 MHz1
1.00
UI p-p
20 MHz
0.53
UI p-p
OC-12
30 Hz1
100.0
UI p-p
300 Hz1
44.0
UI p-p
25 kHz
7.35
UI p-p
250 kHz1
1.00
UI p-p
5 MHz
0.52
UI p-p
OC-3
30 Hz1
50.0
UI p-p
300 Hz1
23.5
UI p-p
6500 Hz
6.71
UI p-p
65 kHz1
1.00
UI p-p
130 kHz
0.54
UI p-p
1
Jitter tolerance of the ADN2817/ADN2818 at these jitter frequencies is better than what the test equipment is able to measure.
相关PDF资料
PDF描述
MS27472E24B35SA CONN RCPT 128POS WALL MNT W/SCKT
MS27468T25B19P CONN RCPT 19POS JAM NUT W/PINS
SY87701LZG IC CLOCK/DATA RECOVERY 28-SOIC
VI-21Z-MV-F2 CONVERTER MOD DC/DC 2V 60W
SY87721LHY TR IC CLOCK/DATA RECOVERY 64-TQFP
相关代理商/技术参数
参数描述
ADN2819 制造商:AD 制造商全称:Analog Devices 功能描述:Multirate to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp
ADN2819ACP-CML 制造商:Analog Devices 功能描述:CDR 2488.32Mbps/2666.06Mbps SONET/SDH 48-Pin LFCSP EP Tray 制造商:Rochester Electronics LLC 功能描述:MULTI-RATE 2.7GBPS CDR/ PA LOW POWER I.C - Bulk
ADN2819ACP-CML-RL 制造商:Analog Devices 功能描述:CDR 2488.32Mbps/2666.06Mbps SONET/SDH 48-Pin LFCSP EP T/R
ADN2819ACPZ-CML 功能描述:IC CLOCK/DATA RECOVERY 48LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:28 系列:- 类型:时钟/频率发生器 PLL:是 主要目的:Intel CPU 服务器 输入:时钟 输出:LVCMOS 电路数:1 比率 - 输入:输出:3:22 差分 - 输入:输出:无/是 频率 - 最大:400MHz 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 85°C 安装类型:表面贴装 封装/外壳:64-TFSOP (0.240",6.10mm 宽) 供应商设备封装:64-TSSOP 包装:管件
ADN2819ACPZ-CML1 制造商:AD 制造商全称:Analog Devices 功能描述:Multirate to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp