参数资料
型号: ADZS-BF561-EZLITE
厂商: Analog Devices Inc
文件页数: 5/64页
文件大小: 0K
描述: BOARD EVAL ADSP-BF561
产品培训模块: Interfacing AV Converters to Blackfin Processors
Blackfin® Processor Core Architecture Overview
Blackfin® Device Drivers
Blackfin® Optimizations for Performance and Power Consumption
Blackfin® System Services
特色产品: Blackfin? BF50x Series Processors
标准包装: 1
系列: Blackfin®
类型: DSP
适用于相关产品: ADSP-BF561
所含物品: 评估板、软件和说明文档
配用: ADZS-USBLAN-EZEXT-ND - BOARD DAUGHTER EXTENDED USB-LAN
ADZS-BFFPGA-EZEXT-ND - BOARD EVAL FPGA BLACKFIN EXTENDR
ADZS-BF-EZEXT-1-ND - BOARD DAUGHTER ADSP-BF533/561KIT
相关产品: ADSP-BF561SKBCZ-6V-ND - IC DSP 32BIT 600MHZ 256CSPBGA
ADSP-BF561SKBCZ-5V-ND - IC DSP 32BIT 500MHZ 256CSPBGA
ADSP-BF561SKBCZ-5A-ND - IC DSP CTLR 32BIT BKFN 256CSPBGA
ADSP-BF561SKBCZ-6A-ND - IC DSP CTRLR 32B 600MHZ 256CPBGA
ADSP-BF561SBBCZ-5A-ND - IC DSP CTRLR 32B 500MHZ 256CPBGA
ADSP-BF561SBBZ500-ND - IC PROCESSOR 500MHZ 297-PBGA
ADSP-BF561SBBZ600-ND - IC DSP 32BIT 600MHZ 297-BGA
ADSP-BF561SKBZ600-ND - IC DSP 32BIT 600MHZ 297PBGA
ADSP-BF561SKBZ500-ND - IC DSP 32BIT 500MHZ 297PBGA
ADSP-BF561SKB600-ND - IC DSP CTRLR 32BIT 600MHZ 297BGA
更多...
ADSP-BF561 
0xFFFF FFFF
CORE A MEMORY MAP
CORE B MEMORY MAP
0xFFE0 0000
CORE MMR REGISTERS
CORE MMR REGISTERS
0xFFC0 0000
0xFFB0 1000
0xFFB0 0000
0xFFA1 4000
0xFFA1 0000
0xFFA0 4000
SYSTEM MMR REGISTERS
RESERVED 
L1 SCRATCHPAD SRAM (4K) 
RESERVED 
L1 INSTRUCTION SRAM/CACHE (16K)
RESERVED 
0xFFA0 0000
0xFF90 8000
0xFF90 4000
0xFF90 0000
0xFF80 8000
0xFF80 4000
0xFF80 0000
L1 INSTRUCTION SRAM (16K) 
RESERVED 
L1 DATA BANK B SRAM/CACHE (16K) 
L1 DATA BANK B SRAM (16K) 
RESERVED 
L1 DATA BANK A SRAM/CACHE (16K) 
L1 DATA BANK A SRAM (16K) 
RESERVED
0xFF80 0000
RESERVED
L1 SCRATCHPAD SRAM (4K) 
RESERVED 
L1 INSTRUCTION SRAM/CACHE (16K) 
RESERVED 
0xFF70 1000
0xFF70 0000
0xFF61 4000
0xFF61 0000
0xFF60 4000
INTERNAL MEMORY
0xFEB2 0000
0xFEB0 0000
0xEF00 4000
0xEF00 0000
0x3000 0000
0x2C00 0000
0x2800 0000
0x2400 0000
0x2000 0000
Top of last SDRAM page
0x0000 0000
RESERVED
L1 INSTRUCTION SRAM (16K) 
RESERVED 
L1 DATA BANK B SRAM/CACHE (16K) 
L1 DATA BANK B SRAM (16K) 
RESERVED 
L1 DATA BANK A SRAM/CACHE (16K) 
L1 DATA BANK A SRAM (16K) 
RESERVED
L2 SRAM (128K)
RESERVED
BOOT ROM
RESERVED
ASYNC MEMORY BANK 3
ASYNC MEMORY BANK 2
ASYNC MEMORY BANK 1
ASYNC MEMORY BANK 0
RESERVED
SDRAM BANK 3
SDRAM BANK 2
SDRAM BANK 1
SDRAM BANK 0
Figure 3. Memory Map
0xFF60 0000
0xFF50 8000
0xFF50 4000
0xFF50 0000
0xFF40 8000
0xFF40 4000
0xFF40 0000
EXTERNAL MEMORY
The fourth on-chip memory system is the L2 SRAM memory
array which provides 128K bytes of high speed SRAM operating
at one half the frequency of the core, and slightly longer latency
than the L1 memory banks. The L2 memory is a unified instruc-
tion and data memory and can hold any mixture of code and
data required by the system design. The Blackfin cores share a
dedicated low latency 64-bit wide data path port into the L2
SRAM memory.
Each Blackfin core processor has its own set of core Memory
Mapped Registers (MMRs) but share the same system MMR
registers and 128K bytes L2 SRAM memory.
External (Off-Chip) Memory
The ADSP-BF561 external memory is accessed via the External
Bus Interface Unit (EBIU). This interface provides a glueless
connection to up to four banks of synchronous DRAM
(SDRAM) as well as up to four banks of asynchronous memory
devices, including flash, EPROM, ROM, SRAM, and memory
mapped I/O devices.
The PC133-compliant SDRAM controller can be programmed
to interface to up to four banks of SDRAM, with each bank con-
taining between 16M bytes and 128M bytes providing access to
up to 512M bytes of SDRAM. Each bank is independently pro-
grammable and is contiguous with adjacent banks regardless of
the sizes of the different banks or their placement. This allows
Rev. E |
Page 5 of 64 |
September 2009
相关PDF资料
PDF描述
ADZS-BF592-EZLITE KIT EVAL EZ LITE ADZS-BF592
ADZS-BF609-EZBRD KIT EVAL EZ-BOARD ADSP-BF60X
ADZS-HPUSB-ICE TOOL EMULATOR USB HP CROSSCORE
ADZS-ICE-100B EMULATOR BLACKFIN
AK-Y1301 CABLE SCSI-3 EXTENSION 68CONDUCT
相关代理商/技术参数
参数描述
ADZS-BF561-MMSKIT 功能描述:KIT STARTER MULTIMEDIA BF561 RoHS:是 类别:编程器,开发系统 >> 通用嵌入式开发板和套件(MCU、DSP、FPGA、CPLD等) 系列:Blackfin® 标准包装:1 系列:PICDEM™ 类型:MCU 适用于相关产品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,线缆,元件,CD,PICkit 编程器 产品目录页面:659 (CN2011-ZH PDF)
ADZS-BF561-MMSKIT 制造商:Analog Devices 功能描述:MEDIA KIT ((NW))
ADZS-BF592-EZLITE 功能描述:KIT EVAL EZ LITE ADZS-BF592 RoHS:是 类别:编程器,开发系统 >> 通用嵌入式开发板和套件(MCU、DSP、FPGA、CPLD等) 系列:Blackfin® 产品培训模块:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色产品:Blackfin? BF50x Series Processors 标准包装:1 系列:Blackfin® 类型:DSP 适用于相关产品:ADSP-BF548 所含物品:板,软件,4x4 键盘,光学拨轮,QVGA 触摸屏 LCD 和 40G 硬盘 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相关产品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA
ADZS-BF592-EZLITE 制造商:Analog Devices 功能描述:ADZS-BF592-EZLITE
ADZS-BF608-EZLITE 制造商:Analog Devices 功能描述:DIGITAL SIGNAL PROCESSOR - DEVELOPMENT TOOL