参数资料
| 型号： | ATMEGA103-6AI |
| 厂商： | Atmel |
| 文件页数： | 83/141页 |
| 文件大小： | 0K |
| 描述： | IC MCU 128K 6MHZ A/D IT 64TQFP |
| 产品培训模块： | megaAVR Introduction |
| 标准包装： | 90 |
| 系列： | AVR® ATmega |
| 核心处理器： | AVR |
| 芯体尺寸： | 8-位 |
| 速度： | 6MHz |
| 连通性： | SPI，UART/USART |
| 外围设备： | POR，PWM，WDT |
| 输入/输出数： | 32 |
| 程序存储器容量： | 128KB（64K x 16） |
| 程序存储器类型： | 闪存 |
| EEPROM 大小： | 4K x 8 |
| RAM 容量： | 4K x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 4 V ~ 5.5 V |
| 数据转换器： | A/D 8x10b |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 64-TQFP |
| 包装： | 托盘 |
| 配用： | ATSTK501-ND - ADAPTER KIT FOR 64PIN AVR MCU |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页当前第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页
46
ATmega103(L)
0945I–AVR–02/07
When writing to one of the registers TCNT0, OCR0 or TCCR0, the value is
transferred to a temporary register and latched after two positive edges on TOSC1.
The user should not write a new value before the contents of the temporary register
have been transferred to its destination. Each of the three mentioned registers have
their individual temporary register, which means that e.g., writing to TCNT0 does not
disturb an OCR0 write in progress. To detect that a transfer to the destination
register has taken place, an Asynchronous Status Register (ASSR) has been
implemented.
When entering Power-save mode after having written to TCNT0, OCR0 or TCCR0,
the user must wait until the written register has been updated if Timer/Counter0 is
used to wake up the device. Otherwise, the MCU will go to sleep before the changes
have had any effect. This is extremely important if the Output Compare0 interrupt is
used to wake up the device; Output Compare is disabled during write to OCR0 or
TCNT0. If the write cycle is not finished (i.e., the user goes to sleep before the
OCR0UB bit returns to zero), the device will never get a compare match and the
MCU will not wake up.
If Timer/Counter0 is used to wake up the device from Power-save mode,
precautions must be taken if the user wants to reenter Power-save mode: The
interrupt logic needs one TOSC1 cycle to get reset. If the time between wake-up
and reentering Power-save mode is less than one TOSC1 cycle, the interrupt will not
occur and the device will fail to wake up. If the user is in doubt whether the time
before re-entering Power-save is sufficient, the following algorithm can be used to
ensure that one TOSC1 cycle has elapsed:
1.
Write a value to TCCR0, TCNT0 or OCR0.
2.
Wait until the corresponding Update Busy Flag in ASSR returns to zero.
3.
Enter Power-save mode.
When asynchronous operation is selected, the 32 kHz Oscillator for Timer/Counter0
is always running, except in Power-down mode. After a Power-up Reset or wake-up
from Power-down, the user should be aware of the fact that this Oscillator might take
as long as one second to stabilize. The user is advised to wait for at least one
second before using Timer/Counter0 after Power-up or wake-up from Power-down.
The content of all Timer/Counter0 Registers must be considered lost after a wake-
up from Power-down due to the unstable clock signal upon start-up, no matter
whether the Oscillator is in use or a clock signal is applied to the TOSC pin.
Description of wake-up from Power-save mode when the Timer is clocked
asynchronously: When the interrupt condition is met, the wake-up process is started
on the following cycle of the Timer clock, that is, the Timer is always advanced by at
least one before the processor can read the counter value. To execute the
corresponding Timer/Counter0 interrupt routine, the Global Interrupt bit in SREG
must have been set. Otherwise, the part will still wake up from Power-down, but
continues to execute the Sleep command. The Interrupt Flags are updated three
processor cycles after the processor clock has started. During these cycles, the
processor executes instructions, but the interrupt condition is not readable and the
interrupt routine has not started yet.
During asynchronous operation, the synchronization of the Interrupt Flags for the
asynchronous Timer takes three processor cycles plus one timer cycle. The Timer is
therefore advanced by at least one before the processor can read the Timer value
causing the setting of the Interrupt Flag. The Output Compare pin is changed on the
Timer clock, and is not synchronized to the processor clock.
After waking up from Power-save mode with the asynchronous Timer enabled, there
will be a short interval of which TCNT0 will read as the same value as before Power-
相关PDF资料 |
PDF描述 |
|---|---|
| ATMEGA128A-AUR | MCU AVR 128K FLASH 16MHZ 64TQFP |
| ATMEGA128L-8MJ | IC MCU AVR 128K 8MHZ LV 64-QFN |
| ATMEGA16-16MUR | MCU AVR 16KB FLASH 16MHZ 44QFN |
| ATMEGA164PA-AN | IC MCU AVR 16K FLASH 44TQFP |
| ATMEGA164PA-CUR | MCU AVR 16KB FLASH 20MHZ 49VFBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ATMEGA103L | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:8-bit Microcontroller with 128K Bytes In-System Programmable Flash |
| ATMEGA103L-4AC | 功能描述:8位微控制器 -MCU TQFP-64 128K FLASH 3 RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| ATMEGA103L-4AI | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:8-Bit Microcontroller with 64K/128K Bytes In-System Programmable Flash |
| ATMEGA128 | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:8-bit Microcontroller with 128K Bytes In-System Programmable Flash |
| ATMEGA128(L) | 制造商:未知厂家 制造商全称:未知厂家 功能描述:ATmega128(L) Preliminary Summary [Updated 9/03. 23 Pages] |
发布紧急采购，3分钟左右您将得到回复。