
CLRC632_35
NXP B.V. 2009. All rights reserved.
Product data sheet
PUBLIC
Rev. 3.5 — 10 November 2009
073935
51 of 126
NXP Semiconductors
CLRC632
Multiple protocol contactless reader IC (MIFARE/I-CODE1)
10.5.1.3
FIFOData register
Input and output of the 64 byte FIFO buffer.
10.5.1.4
PrimaryStatus register
Bits relating to receiver, transmitter and FIFO buffer status ags.
Table 45.
FIFOData register (address: 02h) reset value: xxxx xxxxb, 05h bit allocation
Bit
7
6
5
4
3
2
1
0
Symbol
FIFOData[7:0]
Access
D
Table 46.
FIFOData register bit descriptions
Bit
Symbol
Description
7 to 0
FIFOData[7:0] data input and output port for the internal 64-byte FIFO buffer. The FIFO
buffer acts as a parallel in to parallel out converter for all data streams.
Table 47.
PrimaryStatus register (address: 03h) reset value: 0000 0101b, 05h bit allocation
Bit
7
6
5
4
3
2
1
0
Symbol
0
ModemState[2:0]
IRq
Err
HiAlert
LoAlert
Access
R
Table 48.
PrimaryStatus register bit descriptions
Bit
Symbol
Value Status
Description
7
0
-
reserved
6 to 4 ModemState[2:0]
shows the state of the transmitter and receiver
state machines:
000
Idle
neither the transmitter or receiver are operating;
neither of them are started or have input data
001
TxSOF
transmit start of frame pattern
010
TxData
transmit data from the FIFO buffer (or
redundancy CRC check bits)
011
TxEOF
transmit End Of Frame (EOF) pattern
100
GoToRx1
intermediate state 1; receiver starts
GoToRx2
intermediate state 2; receiver nishes
101
PrepareRx
waiting until the RxWait register time period
expires
110
AwaitingRx
receiver activated; waiting for an input signal on
pin RX
111
Receiving
receiving data
3
IRq
-
shows any interrupt source requesting attention
based on the InterruptEn register ag settings