
CLRC632_35
NXP B.V. 2009. All rights reserved.
Product data sheet
PUBLIC
Rev. 3.5 — 10 November 2009
073935
54 of 126
NXP Semiconductors
CLRC632
Multiple protocol contactless reader IC (MIFARE/I-CODE1)
10.5.1.8
InterruptRq register
Interrupt request ags.
[1]
PrimaryStatus register Bit HiAlertIRq stores this event and it can only be reset using bit SetIRq.
Table 55.
InterruptRq register (address: 07h) reset value: 0000 0000b, 00h bit allocation
Bit
7
6
5
4
3
2
1
0
Symbol
SetIRq
0
TimerIRq
TxIRq
RxIRq
IdleIRq
HiAlertIRq LoAlertIRq
Access
W
R/W
D
Table 56.
InterruptRq register bit descriptions
Bit Symbol
Value
Description
7
SetIRq
1
sets the marked bits in the InterruptRq register
0
clears the marked bits in the InterruptRq register
6
0
-
reserved
5
TimerIRq
1
timer decrements the TimerValue register to zero
0
timer decrements are still greater than zero
4
TxIRq
1
TxIRq is set to logic 1 if one of the following events occurs:
Transceive command; all data transmitted
Authent1 and Authent2 commands; all data transmitted
WriteE2 command; all data is programmed
CalcCRC command; all data is processed
0
when not acted on by Transceive, Authent1, Authent2, WriteE2 or
CalcCRC commands
3
RxIRq
1
the receiver terminates
0
reception still ongoing
2
IdleIRq
1
command terminates correctly. For example; when the Command
register changes its value from any command to the Idle command.
If an unknown command is started the IdleIRq bit is set.
Microprocessor start-up of the Idle command does not set the
IdleIRq bit.
0
IdleIRq = logic 0 in all other instances
1
HiAlertIRq
1
PrimaryStatus register HiAlert bit is set
[1]0
PrimaryStatus register HiAlert bit is not set
0
LoAlertIRq
1
PrimaryStatus register LoAlert bit is
set[1]0
PrimaryStatus register LoAlert bit is not set