参数资料
| 型号： | CORE8051-AR |
| 厂商： | Microsemi SoC |
| 文件页数： | 36/41页 |
| 文件大小： | 0K |
| 描述： | IP MODULE CORE8051 |
| 标准包装： | 1 |
| 系列： | * |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页当前第36页第37页第38页第39页第40页第41页
Core8051
Power Management Unit
The Power Management Unit monitors two power
management modes: IDLE and STOP.
Idle Mode
Setting the idle bit of the pcon register invokes the IDLE
mode. The IDLE mode can be used to leave internal
clocks and peripherals running. Power consumption
drops because the CPU is not active. The CPU can exit the
IDLE state with any interrupts or a reset.
Stop Mode
Setting the stop bit of the pcon register invokes the STOP
mode. All internal clocking in this mode can be turned
off. The CPU will exit this state from a non-clocked
external interrupt or a reset condition. Internally
generated interrupts (timer, serial port, etc.) are not
useful since they require clocking activity.
Power Management
Implementation
Core8051 contains internal logic that allows the user to
implement clock gating for the clkcpu (CPU clock) and
clkper (peripheral clock) domains. If the user doesn’t
require usage of the IDLE or STOP modes, Actel
recommends connecting the three clock inputs (clk,
signals unconnected). If the user wishes to implement
the IDLE and STOP power-saving modes, this can be
gates, external to Core8051, to accomplish the clock
gating (making use of the clkcpu_en and clkper_en
signals as well as the clk signal); the gated clock signals
must then connect to the clkcpu and clkper input signals,
as shown in Figure 22 on page 37 . If the user connects
Core8051 as shown in Figure 22 on page 37 , Actel
recommends using the clkper signal to connect to
peripherals, as it will be active during the IDLE mode.
Special Function Registers
Table 42 ? pcon Register
MSB
LSB
smod
–
–
–
gf1
gf0
stop
idle
Table 43 ? pcon Bit Functions
Bit
Symbol Function
7
6
5
6
3
4
1
0
36
smod
–
–
–
gf1
gf0
stop
idle
Not used for power management
–
–
–
General purpose flag 1
General purpose flag 0
Stop mode control bit. Setting this bit
places Core8051 into Stop Mode. This bit
is always read as logic 0.
Idle mode control bit. Setting this bit
places Core8051 into Idle Mode. This bit
is always read as logic 0.
v6.0
相关PDF资料 |
PDF描述 |
|---|---|
| COREFFT-RM | IP MODULE COREFFT |
| COREFIR-RM | IP MODULE COREFIR |
| COREPCIF-RM | IP MODULE COREPCIF |
| COREU1LL-AR | IP MODULE COREU1LL |
| COREU1PHY-AR | IP MODULE COREU1PHY |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CORE8051-EV | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:Core8051 |
| CORE8051-SN | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:Core8051 |
| CORE8051-SR | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:Core8051 |
| CORE8051-UR | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:Core8051 |
| CORE8051-XX | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:Core8051 |
发布紧急采购，3分钟左右您将得到回复。