参数资料
| 型号： | DS3106LN+ |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 6/92页 |
| 文件大小： | 0K |
| 描述： | IC TIMING LINE CARD 64-LQFP |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 160 |
| 类型： | 定时卡 IC，多路复用器 |
| PLL： | 是 |
| 主要目的： | 以太网，SONET/SDH，Stratum，电信 |
| 输入： | CMOS，TTL |
| 输出： | CMOS，LVDS，LVPECL，TTL |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:2 |
| 差分 - 输入:输出： | 无/是 |
| 频率 - 最大： | 312.5MHz |
| 电源电压： | 1.62 V ~ 1.98 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-LQFP |
| 供应商设备封装： | 64-LQFP（10x10） |
| 包装： | 托盘 |
| 产品目录页面： | 1429 (CN2011-ZH PDF) |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页
DS3106
14
7. Functional Description
7.1
Overview
The DS3106 has two input clocks, two output clocks, and a high-performance DPLL known as T0. Figure 3-1. The
two input clocks are CMOS/TTL (5V tolerant) and can accept signals from 2kHz to 125MHz. Each input clock is
monitored continually for activity. SRFAIL is set or cleared based on the activity of the selected input.
The T0 DPLL can directly lock to many common datacom and telecom frequencies, including, but not limited to,
8kHz, DS1, E1, 10MHz, 19.44MHz, and 38.88MHz, as well as Ethernet frequencies including 25MHz, 62.5MHz,
and 125MHz. The DPLL can also lock to multiples of the standard direct-lock frequencies including 8kHz. The T0
DPLL has all the features needed for synchronizing a line card to dual redundant system timing cards.
The T0 DPLL includes these features:
A full state machine for automatic transitions among free-run, locked, and holdover states
Adjustable PLL characteristics, including bandwidth, pull-in range, and damping factor
Six bandwidth selections from 18Hz to 400Hz
Frequency conversion between input and output using digital frequency synthesis
Combined performance of a stable, consistent digital PLL and low-jitter analog output PLLs
Ability to lock to several common telecom and Ethernet frequencies plus multiples of the standard direct lock
frequencies including 8kHz
Instant digital one-second averaging and free-run holdover modes
Typically, the internal state machine controls the T0 DPLL, but manual control by system software is also available.
The outputs of the T0 DPLL can be connected to seven output DFS engines. See Figure 7-1. Three of these output
DFS engines are associated with high-speed APLLs that multiply the DPLL clock rate and filter DPLL output jitter.
The outputs of the APLLs are divided down to make a wide variety of possible frequencies available at the output
clock pins.
The OC3 and OC6 output clocks can be configured for a variety of different frequencies that are frequency- and
phase-locked to the T0 DPLL. The OC6 output is LVDS/LVPECL. The OC3 output is CMOS/TTL. Altogether more
than 60 output frequencies are possible, ranging from 2kHz to 312.5MHz. The FSYNC output clock is always 8kHz,
and the MFSYNC output clock is always 2kHz.
7.2
Device Identification and Protection
The 16-bit read-only ID field in the ID1 and ID2 registers is set to 0C22h = 3106 decimal. The device revision can
be read from the REV register. Contact the factory to interpret this value and determine the latest revision. The
register set can be protected from inadvertent writes using the PROT register.
7.3
Local Oscillator and Master Clock Configuration
The T0 DPLL and the output DFS engines operate from a 204.8MHz master clock. The master clock is synthesized
from a 12.800MHz clock originating from a local oscillator attached to the REFCLK pin. The stability of the T0 DPLL
in free-run or holdover is equivalent to the stability of the local oscillator. Selection of an appropriate local oscillator
is therefore of crucial importance if the telecom standards listed in Table 1-1 are to be met. Simple XOs can be
used in less stringent cases, but TCXOs or even OCXOs may be required in the most demanding applications.
Careful evaluation of the local oscillator component is necessary to ensure proper performance. Contact Microsemi
timing products technical support for recommended oscillators.
The stability of the local oscillator is very important, but its absolute frequency accuracy is less important because
the DPLLs can compensate for frequency inaccuracies when synthesizing the 204.8MHz master clock from the
相关PDF资料 |
PDF描述 |
|---|---|
| DS3231MZ+ | IC RTC I2C 8SOIC |
| DS3231SN#T&R | IC RTC W/TCXO 16-SOIC |
| DS3232MZ+ | IC RTC W/SRAM I2C 8SOIC |
| DS3232SN#T&R | IC RTC W/TCXO 20-SOIC |
| DS3234S# | IC RTC W/TCXO 20-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS3106LN+ | 功能描述:计时器和支持产品 Line Card Timing IC RoHS:否 制造商:Micrel 类型:Standard 封装 / 箱体:SOT-23 内部定时器数量:1 电源电压-最大:18 V 电源电压-最小:2.7 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装:Reel |
| DS3107FP000 | 制造商:Thomas & Betts 功能描述:30A,CON,2P3W,MG,107,125V |
| DS3107FRAB0 | 制造商:Thomas & Betts 功能描述:30A,REC,2P3W,MG,107,AB0,125,SC |
| DS3107MP000 | 制造商:Thomas & Betts 功能描述:30A,PLG,2P3W,MG,107,125V |
| DS3107MP00K | 制造商:Thomas & Betts 功能描述:30A,PLG,2P3W,MG,107,125V,CC |
发布紧急采购，3分钟左右您将得到回复。