- 您现在的位置：买卖IC网 > PDF目录11560 > DS3148N (Maxim Integrated Products)IC 8CH DS3/3 FRAMER 349-BGA PDF资料下载
参数资料
| 型号： | DS3148N |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 22/89页 |
| 文件大小： | 0K |
| 描述： | IC 8CH DS3/3 FRAMER 349-BGA |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 1 |
| 控制器类型： | DS3/E3 调帧器 |
| 接口： | LIU |
| 电源电压： | 3.135 V ~ 3.465 V |
| 电流 - 电源： | 640mA |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 349-BGA 裸露焊盘 |
| 供应商设备封装： | 349-HCBGA（27x27） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页当前第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页
DS3146/DS3146/DS31412 6-/8-/12-Channel DS3/E3 Framers
29 of 89
7.6.1 Master Status Register (MSR)
The master status register (MSR) is a special status register that helps the host processor quickly locate changes
in device status. Each major block in the framer has a status bit in the MSR. When an alarm or event occurs in one
of these blocks, the device can be configured to set the appropriate bit in the MSR. The latched status bits in the
MSRL can also cause a hardware interrupt to occur. In both interrupt-based and polling-based device servicing
strategies, the host processor should read the ISR1 register to determine which framers need service and then
read the MSRL register of each framer that needs service to determine which blocks within the framer need
service.
Register Name:
MSR
Register Description:
Master Status Register
Register Address:
08h
Bit #
7
6
5
4
3
2
1
0
Name
LORC
LOTC
T3E3
FEAC
HDLC
BERT
COVF
N/A
Default
—
Bit 1: Counter Overflow Event (COVF). This real-time status bit is set to 1 if any of the error counters saturate
(the error counters saturate when full). This bit is cleared when the error counters are cleared. The error counters
are discussed in Section 7.8.
Bit 2: Change in BERT Status (BERT). This real-time status bit is set when any of the bits in the BSRL register
are set and the corresponding bits in the BSRIE interrupt-enable register are set. This bit is cleared when the
latched status bits in the BSRL register are cleared or the interrupt-enable bits in the BSRIE register are cleared.
The setting of this status bit can cause a hardware interrupt to occur if the BERTIE bit in the MSRIE register is set
to a 1. The interrupt is cleared when this bit is cleared or the interrupt-enable bit in the MSRIE register is cleared.
Bit 3: Change in HDLC Status (HDLC). This real-time status bit is set when any of the bits in the HSRL register
are set and the corresponding bits in the HSRIE interrupt-enable register are set. This bit is cleared when the
latched status bits in the HSRL register are cleared or the interrupt-enable bits in the HSRIE register are cleared.
The setting of this status bit can cause a hardware interrupt to occur if the HDLCIE bit in the MSRIE register is set
to a 1. The interrupt is cleared when this bit is cleared or the interrupt-enable bit in the MSRIE register is cleared.
Bit 4: Change in FEAC Status (FEAC). This real-time status bit is set when any of the bits in the FSRL register
are set and the corresponding bits in the FSRIE interrupt-enable register are set. This bit is cleared when the
latched status bits in the FSRL register are cleared or the interrupt-enable bits in the FSRIE register are cleared.
The setting of this status bit can cause a hardware interrupt to occur if the FEACIE bit in the MSRIE register is set
to a 1. The interrupt is cleared when this bit is cleared or the interrupt-enable bit in the MSRIE register is cleared.
Bit 5: Change in DS3/E3 Framer Status (T3E3). This real-time status bit is set when any of the bits in the
T3E3SRL register are set and the corresponding bits in the T3E3SRIE interrupt-enable register are set. This bit is
cleared when the latched status bits in the T3E3SRL register are cleared or the interrupt-enable bits in the
T3E3SRIE register are cleared. The setting of this status bit can cause a hardware interrupt to occur if the T3E3IE
bit in the MSRIE register is set to 1. The interrupt is cleared when this bit is cleared or the interrupt-enable bit in the
MSRIE register is cleared.
Bit 6: Loss-of-Transmit Clock Detected (LOTC). This real-time status bit is set when the device detects that the
TICLK input pin has not toggled for between 9 and 21 clock periods. This bit is cleared when a clock is detected at
the TICLK input. The system clock (SCLK) is used to check for the presence of the TICLK. On reset the LOTC
status bit is set for a few clock cycles and then cleared if TICLK is present.
Bit 7: Loss-of-Receive Clock Detected (LORC). This real-time status bit is set when the device detects that the
RCLK input pin has not toggled for between 9 and 21 clock periods. This bit is cleared when a clock is detected at
the RCLK input. The system clock (SCLK) checks for the presence of the RCLK. On reset the LORC status bit is
set for a few clock cycles and then cleared if RCLK is present.
相关PDF资料 |
PDF描述 |
|---|---|
| VI-24K-IX-S | CONVERTER MOD DC/DC 40V 75W |
| PIC16C54C-20E/SO | IC MCU OTP 512X12 18SOIC |
| PIC16C54C-04E/SS | IC MCU OTP 512X12 20SSOP |
| PIC12C509T-04/SM | IC MCU OTP 1KX12 8-SOIJ |
| PIC12C508T-04I/SM | IC MCU OTP 512X12 8-SOIJ |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS315 | 制造商:Hubbell Wiring Device-Kellems 功能描述:SWITCH, DECO SER, 3W, 15A 120/277V, BR |
| DS3150 | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:3.3V, DS3/E3/STS-1 Line Interface Unit |
| DS3150DK | 功能描述:网络开发工具 DS3150 Dev Kit RoHS:否 制造商:Rabbit Semiconductor 产品:Development Kits 类型:Ethernet to Wi-Fi Bridges 工具用于评估:RCM6600W 数据速率:20 Mbps, 40 Mbps 接口类型:802.11 b/g, Ethernet 工作电源电压:3.3 V |
| DS3150G | 功能描述:IC LIU T3/E3/STS-1 49-BGA RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:25 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:4.5 V ~ 5.5 V 安装类型:通孔 封装/外壳:16-DIP（0.300"，7.62mm） 供应商设备封装:16-PDIP 包装:管件 |
| DS3150GN | 功能描述:IC LIU T3/E3/STS-1 IND 49-BGA RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:25 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:4.5 V ~ 5.5 V 安装类型:通孔 封装/外壳:16-DIP（0.300"，7.62mm） 供应商设备封装:16-PDIP 包装:管件 |
发布紧急采购，3分钟左右您将得到回复。